INTEGRATED CIRCUITS

USER MANUAL



P89C669 USER MANUAL

Preliminary Supersedes data of 2003 Jun 17 2003 Jul 30





1	INT	RODUC	TION	3
	1.1		1MX CPU CORE	
	1.2	P89C6	669 microcontrollers	3
	1.3	P89C6	669 Logic Symbol	6
	1.4		669 Block Diagram	
2	Men	ory Org	ganization	8
	2.1		ammer's Models and Memory Maps	
	2.2		Memory (DATA, IDATA, and EDATA)	
		2.2.1	Registers R0 - R7	
		2.2.2	Bit Addressable RAM	10
		2.2.3	Extended Data Memory (EDATA)	11
		2.2.4	Stack	11
		2.2.5	MX Control Register (MXCON)	12
		2.2.6	General Purpose RAM	14
	2.3	Specia	al Function Registers (SFRs)	15
	2.4	Extern	nal Data Memory (XDATA)	16
	2.5	High D	Data Memory (HDATA)	16
	2.6	Progra	nm Memory (CODE)	18
	2.7	Univer	rsal Pointers	19
3	51M	X Instru	ections	24
	3.1	Instruc	ction Set Summary	26
	3.2	51MX	Operation Code Charts	27
4	Exte	rnal Bus	S	32
	4.1		blexed External Bus	
5	Inter	rupt Pro	ocessing	34
•	D00/	- 3660 D	As Decree Control and Decirb and	20
6			rts, Power Control and Peripherals	
	6.1 6.2		al Function Registers	
	0.2	6.2.1	Ports 0, 1, 2, 3	
		6.2.2	Port 4	
	6.3		669 Low Power Modes	
	0.3	6.3.1	Stop Clock Mode	
		6.3.2	Idle Mode	
		6.3.3	Power-Down Mode	
		6.3.4	Power-On Flag	
	6.4		s/Counters 0 and 1	
	U. T	6.4.1	Mode 0	
		6.4.2	Mode 1	
		6.4.3	Mode 2	
		6.4.4	Mode 3	

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

6.5	Timer 2	2	47
	6.5.1	Capture Mode	49
	6.5.2	Auto-Reload Mode (Up or Down Counter)	49
	6.5.3	Programmable Clock-Out	
	6.5.4	Baud Rate Generator Mode For UART 0 (Serial Port 0)	51
	6.5.5	Summary Of Baud Rate Equations	
6.6	UART		
	6.6.1	Mode 0	53
	6.6.2	Mode 1	53
	6.6.3	Mode 2	54
	6.6.4	Mode 3	54
	6.6.5	SFR and Extended SFR Spaces	54
	6.6.6	Baud Rate Generator and Selection	55
	6.6.7	Framing Error	58
	6.6.8	Status Register	
	6.6.9	More About UART Mode 1	
	6.6.10	More About UART Modes 2 and 3	
	6.6.11	Examples of UART Data Transfer Using Different Modes	
	6.6.12	Double Buffering	
	6.6.13	Transmit Interrupts with Double Buffering	
	6.6.14	The 9th Bit (Bit 8) in Double Buffering	
	6.6.15	Multiprocessor Communications	
	6.6.16	Automatic Address Recognition	
6.7	I2C Se	rial Interface	
	6.7.1	I2C Data Register	67
	6.7.2	I2C Slave Address Register	
	6.7.3	I2C Control Register	68
	6.7.4	I2C Status Register	69
	6.7.5	I2C SCL Duty Cycle Register I2SCLH and I2SCLL	70
	6.7.6	Master Transmitter Mode	
	6.7.7	Master Receiver Mode	71
	6.7.8	Slave Receiver Mode	72
	6.7.9	Slave Transmitter Mode	73
6.8	Watch	dog Timer	81
	6.8.1	Watchdog Function	81
	6.8.2	Feed Sequence	82
	6.8.3	WDT Control	82
	6.8.4	WatchDog Reset Width	82
	6.8.5	Reading from the WDCON SFR	83
	6.8.6	Software Reset Via WatchDog Timer Feed Sequence	83
6.9	Additio	onal Features	
	6.9.1	Expanded Data RAM Addressing	
	6.9.2	Dual Data Pointers	
6.10	Program	mmable Counter Array (PCA)	86
	6.10.1	PCA Capture Mode	

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

		6.10.2	16-bit Software Timer Mode	91
		6.10.3	High Speed Output Mode	92
		6.10.4	Pulse Width Modulator Mode	
		6.10.5	PCA Watchdog Timer	
7	Flasł	n Memory	y General Description	95
	7.1		es – In-System Programming (ISP) and In-Application Programming (IAP)	
	7.2		lities of the Philips 89C51 Flash-based Microcontrollers	
		7.2.1	Flash organization	95
		7.2.2	Flash Programming and Erasure	95
		7.2.3	Boot Flash	
		7.2.4	Power-On Reset Code Execution	
	7.3	Hardwa	are Activation of the Boot Loader	97
	7.4	In-Syst	em Programming (ISP)	97
		7.4.1	Using the In-System Programming (ISP)	
		7.4.2	In Application Programming Method	101
		7.4.3	Using the Watchdog Timer (WDT)	

1 INTRODUCTION

1.1 THE 51MX CPU CORE

Philips Semiconductor's 51MX (Memory eXtension) core is based on an accelerated 80C51 architecture that executes instructions at twice the rate of standard 80C51 devices. The linear, unsegmented address space of the 51MX core has been expanded from the original 64 kilobytes (kB) limit to support up to 8 megabytes (MB) of program memory and 8 MB of data memory. It retains full program code compatibility to enable design engineers to reuse 80C51 development tools, eliminating the need to move to a new, unfamiliar architecture. The 51MX core retains 80C51 bus compatibility to allow for the continued use of 80C51-interfaced peripherals and Application-Specific Integrated Circuits (ASICs). However, by entering the Extended Addressing Mode in order to access either data or code beyond 64 kB, the bus interface changes.

The 51MX core is completely backward compatible with the 80C51: code written for the 80C51 may be run on 51MX-based derivatives with no changes.

Summary of differences between the classic 80C51 architecture and the 51MX core:

- Program Counter: The Program Counter is extended to 23 bits.
- Extended Data Pointer: A 23-bit Extended Data Pointer called the EPTR has been added in order to allow simple adjustment to existing assembly language programs that must be expanded to address more than 64 KB of data memory.
- Stack: Two independent alternate Stack modes are added. The first causes addresses pushed onto the Stack by interrupts to be expanded to 23 bits. The second allows Stack extension into a larger memory space.
- Instruction set: A small number of instructions have extended addressing modes to allow full use of extended code and data addressing.
- Addressing Modes: A new addressing mode, Universal Pointer Mode, is added that allows accessing all of the data and code
 areas except for SFRs using a single instruction. This mode produces major improvements in size and performance of
 compiled programs.
- · Six clock cycles per machine cycle.

The 51MX core is described in more details in the 51MX Architecture Reference.

1.2 P89C669 MICROCONTROLLERS

The P89C669 represents the first FLASH microcontroller based on the Philips Semiconductor's new 51MX core. The P89C669 features 96 kB of FLASH program memory and 2 kB of data SRAM. In addition, this device is equipped with a Programmable Counter Array, a watchdog timer that can be configured to different time ranges, as well as two enhanced UARTs and byte based Fast I²C serial interface (400 kb/s).

The P89C669 provides greater functionality, increased performance, and overall lower system cost. By offering an embedded memory solution combined with the enhancements to manage the memory extension, the P89C669 eliminates the need for software workarounds. The increased program memory enables design engineers to develop more complex programs in a high-level language like C, for example, without struggling to contain the program within the traditional 64 kB of program memory. These enhancements also greatly improve C language efficiency for code sizes below 64 kB.

The P89C669 device contains a non-volatile Flash program memory that is both parallel programmable and serial In-System and In-Application Programmable. In-System Programming (ISP) allows the user to download new code while the microcontroller sits in the application. In-Application Programming (IAP) means that the microcontroller fetches new program code and reprograms itself while in the system. This allows for remote programming over a modem link. A default serial loader (boot loader) program in ROM allows serial In-System programming of the Flash memory via the UART without the need for a loader in the Flash code. For In-Application Programming, the user program erases and reprograms the Flash memory by use of standard routines contained in ROM.

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

KEY FEATURES

- Extended features of the 51MX Core:
 - 23-bit program memory space and 23-bit data memory space linear program and data address range expanded to support up to 8 MB each
 - Program counter expanded to 23 bits
 - Stack pointer extended to 16 bits enabling stack space beyond the 80C51 limitation
 - New 23-bit extended data pointer and two 24-bit universal pointers greatly improve C compiler code eficiency in using pointers to access variables in different spaces.
- 100% binary compatibility with the classic 80C51 so that existing code is completely reusable
- Up to 24 MHz CPU clock with 6 clock cycles per machine cycle
- · 96 kB of on-chip program FLASH
- · 2 kB of on-chip data RAM
- Programmable Counter Array (PCA)
- · Two full-duplex enhanced UARTs
- byte based I²C serial interface

KEY BENEFITS

- · Increases program/data address range to 8 MB each
- · Enhances performance and efficiency for C programs
- Fully 80C51-compatible microcontroller
- · Provides seamless and compelling upgrade path from classic 80C51
- Preserves 80C51 code base, investment/knowledge, and peripherals & ASICs
- Supported by 80C51 development and programming tools
- The P89C669 makes it possible to develop applications at a lower cost and with a reduced time-to-market

COMPLETE FEATURES

- · Fully static
- Up to 24 MHz CPU clock with 6 clock cycles per machine cycle
- 96 kB of on-chip FLASH with In-System Programming (ISP) and In-Application Programming (IAP) capability
- · 2 kB of on-chip RAM
- · 23-bit program memory space and 23-bit data memory space
- · Four-level interrupt priority
- 32 I/O lines (4 ports)
- Three Timers: Timer0, Timer1 and Timer2
- Byte based I²C serial interface
- · Two full-duplex enhanced UARTs with baud rate generator
- · Framing error detection
- · Automatic address recognition
- · Power control modes
- · Clock can be stopped and resumed
- Idle mode
- · Power down mode
- · Second DPTR register
- · Asynchronous port reset
- Programmable Counter Array (PCA) (compatible with 8xC51Rx+) with five Capture/Compare modules

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

- Low EMI (inhibit ALE)
- Watchdog timer with programmable prescaler for different time ranges (compatible with 8xC66x with added prescaler)

80C51 COMPATIBILITY FEATURES OF THE 51MX CORE

- 100% binary compatibility with the classic 80C51 so that existing code is completely reusable
- Linear program and data address range expanded to support up to 8 MB each
- Program counter and data pointers expanded to 23 bits
- Stack pointer extended to 16 bits

1.3 P89C669 LOGIC SYMBOL




Figure 1: P89C669 logic symbol

1.4 P89C669 BLOCK DIAGRAM




Figure 2: P89C669 block diagram

2 MEMORY ORGANIZATION

2.1 PROGRAMMER'S MODELS AND MEMORY MAPS

The P89C669 retains all of the 80C51 memory spaces. Additional memory space has been added transparently as part of the means for allowing extended addressing. The basic memory spaces include code memory (which may be on-chip, off-chip, or both); external data memory; Special Function Registers; and internal data memory, which includes on-chip RAM, registers, and stack. Provision is made for internal data memory to be extended, allowing a larger processor stack.

The P89C669 programmer's model and memory map is shown in Figure 3.




Figure 3: P89C669 programmer's model and memory map

Detailed descriptions of each of the various 51MX memory spaces may be found in the following summary.

- DATA 128 bytes of internal data memory space (00h...7Fh) accessed via direct or indirect addressing, using instructions other than MOVX and MOVC. All or part of the Stack may be in this area.
- IDATA Indirect Data. 256 bytes of internal data memory space (00h...FFh) accessed via indirect addressing using instructions other than MOVX and MOVC. All or part of the Stack may be in this area. This area includes the DATA area and the 128 bytes immediately above it.
- EDATA Extended Data. This is a superset of DATA and IDATA areas. P89C669 has 1280 bytes of SRAM in EDATA memory. The added area may be accessed only as Stack and via indirect addressing using Universal Pointers. The Stack may reside in the extended area if enabled to do so. EDATA content can be accessed anytime using EMOV instruction regardless of bit EAM in MXCON.
- SFR Special Function Registers. Selected CPU registers and peripheral control and status registers, accessible only via direct addressing (addresses in range 80h...FFh). This includes the new 51MX extended SFRs.
- XDATA "External" Data. Duplicates the classic 80C51 64 kB memory space addressed via the MOVX instruction using the DPTR, EPTR, R0, or R1. On-chip XDATA can be disabled under program control. Also, XDATA may be placed in external devices. P89C669 has 768 bytes of on-chip XDATA memory space.
- HDATA "High" Data. This is a superset of XDATA and may include up to 8,323,072 bytes (8 MB 64 kB) of memory space addressed via the MOVX instruction using the EPTR, DPTR, R0, or R1. Non XDATA portion of HDATA is placed in external devices.
- CODE 64 kB of internal code memory space (0000h...FFFFh) used for program storage and data accessed via MOVC.
- ECODE Up to 8 MB of Code memory, accessed as part of program execution and via the MOVC instruction.

All of these spaces except the SFR space may also be accessed through use of Universal Pointer addressing with the EMOV instruction. This feature is detailed in a subsequent section.

Size (Bytes) and Memory MX UniversalMemory Map Range P89C669 Type Description data memory that can be addressed both directly and indirectly; can 128 DATA be used as stack (7F:0000-7F:007F) superset of DATA; memory that can be addressed indirectly (where 256 **IDATA** direct address for upper half is for SFR only); can be used as stack (7F:0000-7F:00FF) superset of DATA/IDATA; memory that can be addressed indirectly 1280 **EDATA** using Universal Pointers (PR0,1); can be used as stack (7F:0000-7F:04FF) memory (on-chip "External Data") that is accessed via the MOVX 768 **XDATA** instructions using DPTR/EPTR (00:0000-00:02FF) code memory used for program storage and data access using MOVC 65536 CODE and EMOV (80:0000-80:FFFF) code memory used for program storage; data access can be 98304 **FCODE** accomplished using Universal pointers (PR0,1) and EMOV (80:0000-81:7FFF)

Table 1: Sizes of on-chip available memory segments for P89C669

2.2 DATA MEMORY (DATA, IDATA, AND EDATA)

The standard 80C51 internal data memory consists of 256 bytes of DATA/IDATA RAM, and is always entirely on-chip. In this space are the data registers R0 through R7, the default stack, a bit addressable RAM area, and general purpose data RAM. On

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

the top of the DATA/IDATA memory space is a 1024 bytes block of RAM that can be accessed as stack or via indirect addressing. Altogether this forms EDATA RAM of 1280 bytes. The different portions of the data memory are accessed in different manners as described in the following sections.

2.2.1 **REGISTERS R0 - R7**

General purpose registers R0 through R7 allow quick, efficient access to a small number of internal data memory locations. For example, the instruction:

uses one byte of code and executes in one machine cycle. Using direct addressing to accomplish the same result as in:

requires two bytes of code memory and executes in two machine cycles. Indirect addressing further requires setup of the pointer register, etc.

These registers are "banked". There are four groups of registers, any one of which may be selected to represent R0 through R7 at any particular time. Desired register bank is selected using bits RS1 and RS0 in PSW SFR. This feature may be used to minimize the time required for context switching during an interrupt service or a subroutine, or to provide more register space for complicated algorithms.

The registers are no different from other internal data memory locations except that they can be addressed in "shorthand" notation as "R0", "R1", etc. Instructions addressing the internal data memory by other means, such as direct or indirect addressing, are quite capable of accessing the same physical locations as the registers in any of the four banks.

Table 2: Selection of the working register bank (R0-R7)

RS1	RS0	bank	memory segment in DATA
0	0	Bank 0	00h07h
0	1	Bank 1	08h0Fh
1	0	Bank 2	10h17h
1	1	Bank 3	18h1Fh

2.2.2 BIT ADDRESSABLE RAM

Internal data memory locations 20 hex through 2F hex may be accessed as both bytes and bits. This allows a convenient and efficient way to manipulate individual flag bits without using much memory space. The bottom bit of the byte at address 20h is bit number 00h, the next bit in the same byte is bit number 01h, etc. The final bit, bit 7 of the byte at address 2Fh, is bit number 7Fh (127 decimal). Bit numbers above this refer to bits in Special Function Registers.

This code:

SETB 20h.1 CPL 20h.2 JNB 20h.2, LABEL1

sets bit 1 at address 20 hex, complements bit 2 in the same byte, then branches if the second bit is not equal to 1. In an actual program, these bits would normally be given names and referred to by those names in the bit manipulation instructions.

2.2.3 EXTENDED DATA MEMORY (EDATA)

The 51MX architecture allows for extension of the internal data memory space beyond the traditional 256 byte limit of classic 80C51s. This space can be used as an extended or alternative processor stack space, or can be used as general purpose storage under program control. Other than Stack Pointer based access to this space, which is automatic if Extended Stack Memory Mode is enabled (see the following Stack section), this memory is addressed only using the new Universal Pointer feature. Universal Pointers are described in a later section.

P89C669 has 1280 bytes of SRAM in EDATA memory.

2.2.4 STACK

The processor stack provides a means to store interrupt and subroutine return addresses, as well as temporary data. The stack grows upwards, from lower addresses towards higher addresses. The current Stack Pointer always points to the last item pushed on the stack, unless the stack is empty. Prior to a push operation, the Stack Pointer is incremented, then data is written to memory. When the stack is popped, the reverse procedure is used. First, data is read from memory, then the Stack Pointer is decremented.

The default configuration of the 51MX stack is identical to the classic 80C51 stack implementation. When interrupt or subroutine addresses are pushed onto the stack, only the lower 16 bits of the Program Counter are stored. This default 80C51 mode stack operation is shown in Figure 4.




Figure 4: Return address storage on the stack (80C51 Mode)

There are two configuration options for the stack. For purposes of backward compatibility with the classic 80C51, all two additional modes are disabled by a chip reset.

The first option, Extended Interrupt Frame Mode, causes interrupts to push the entire 23-bit Program Counter onto the stack (as three bytes), and the RETI instruction to pop all 23-bits as a return address, as shown in Figure 5. The upper bit of the stack byte containing the most significant byte of the Program Counter is forced to a "1" to be consistent with Universal Pointer addressing.

Storing the full 23-bit Program Counter value is a requirement for systems that include more than 64 KB of program, since an interrupt could occur at any point in the program. The Extended Interrupt Frame Mode changes the operation of interrupts and the RETI instruction only, while other calls and returns are not affected. Special extended call and return instructions allow large

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

programs to traverse the entire code space with full 23-bit return addresses. The Extended Interrupt Frame Mode is enabled by setting the EIFM bit in the MXCON register.




Figure 5: Extended return address storage on the stack

The second stack option, Extended Stack Memory Mode, allows for stack extension beyond the 256 byte limit of the classic 80C51 family. Stack extension is accomplished by increasing the Stack Pointer to 16 bits in size and allowing it to address the entire EDATA memory rather than just the standard 256 byte internal data memory. Stack extension has no effect on the data that is stored on the stack, it will continue to be stored as shown on in figures 4 and 5. The Extended Stack Memory Mode is enabled by setting the ESMM bit in the MXCON register.

If the Stack Pointer is not initialized by software, the stack will begin at on-chip RAM address 8, just as for the 80C51. Also note that in Extended Stack Memory Mode, P89C669 part has 1024 bytes of RAM on the top of DATA/IDATA space available for the stack.

The stack mode bits ESMM and EIFM are shown in Figure 6. Note that the stack mode bits are intended to be set once during program initialization and not altered after that point. Changing stack modes dynamically may cause stack synchronization problems.

2.2.5 MX CONTROL REGISTER (MXCON)

MX family of microcontrollers was developed with an idea to provide 80C51 users with the part that will allow applications to grow in different directions. While improving a number of characteristics, it had to keep full compatibility with its predecessors.

Two major areas for improvement were identified as microcontroller's internal resources, and microcontroller's interface to external world with address and data bus.

MX2 part brings larger on-chip code and data space available, compared to previous 80C51 compatible microcontrollers. In order to enable these enhancements to be used, MX specific features had to be added, and consequently instruction set had to be enriched.

MX Control Register (MXCON) determines mode of 669's operation. Although it is possible, change of this register during application's execution is not advised. Structure of MXCON is shown in Figure 6. Total of two operational modes are available using bit EAM.

EAM=0

After reset, bit EAM=0 (default value) places P89C669 part in fully pin-to-pin 80C51 binary compatible micro. Its interface with external world is with 16 bits wide address bus and 8 bits wide data bus. PC is 16 bits wide and therefor on-chip executable code can not go beyond 64 KB. Use of MX specific instructions that relay on PC (e.g. EMOV) is limited to values contained in the lowest

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

16 bits of PC: upper 7 bits are considered to be 0s. This is why EMOV instruction can not fetch content from internal code space above 64 kB boundary. Once code starts from on-chip code space, no external code can be executed; address bus enables access up to 64 kB of RAM only.

EAM=1

Mode determined with EAM=1 enables on-chip code to go beyond 64 kB and utilize 96 kB of available code space. Interface to external memory is through standard 51 external bus: 16 bits address and 8 bits wide. In this configuration, PC is internally 23 bits wide and special attention is needed when EIFM (Extended Interrupt Frame) bit is configured. If executable on-chip code goes beyond 64 kB and this code can be interrupted, EIFM must be set to 1, since address of interrupted instruction might be of 01:xxxx type. Keeping EIFM=0 in application when PC crosses 64 kB will result in pushing of only 2 bytes of address to the stack. Consequently, after invoked interrupt service routine (ISR) is finished, RETI instruction will direct further code execution to 00:xxxx (due to popping only 2 bytes from the stack), which can result in unpredicted system behavior.

If on-chip memory code space above 64 kB is used for storage of constants only (e.g. look-up-tables), EIFM can be 0, since any address of executed code can be represented with only two bytes, and it is sufficient to push only these two bytes onto the stack (which is default for P89C669 part).

Once code starts from on-chip code space, no external code can be executed; address bus enables access up to 64 kB of external RAM only. Due to only 16 bits wide address bus in this mode, even if EMOV instruction points to location above 64 kB, (e.g. yz:xxxx), external memory will recognize this as address under 64 kB (00:xxxx).

Not bit address:	able	7	6	5	4	3	2	1	0				
Reset Value: 00)h	-	-	-	-	-	EAM	ESMM	EIFM				
BIT	SYMBOL	FUNCTION											
MXCON.7 - 3	-	Reserved. Pr	Reserved. Programs should not write a 1 to these bits.										
MXCON.2 EAM Enables Extended Addressing Mode. This bit determines whether code and data addressing beyond 64 kB is allowed or not. When 0, all addressing (on-chip and off-c is limited to 64 kB each of code and data. When 1, P89C669 addressing capabilities extended beyond boundary of 64 kB up to 8 MB each of code and data, and upper address bits are multiplexed on Port 2 for external code and/or data accesses. Refer the External Bus section for additional details.													
		EAM must be set to EAM=1 if at least one of the next two statements is true:											
		- there is an executable code or constant(s) in CODE space above 64kB											
		- address of o	data byte	that has to	be access	sed in HDA	ATA is abo	ve 64kB					
MXCON.1	ESMM	Enables the Extended Stack Memory Mode. When ESMM = 0, the Stack Pointer is 8 bits in width and the stack is located in the IDATA memory space. When ESMM = 1, the Stack Pointer is increased to 16-bits in width and the stack may be located anywhere in the EDATA space. ESMM is independent of EAM and EIFM bits.											
MXCON.0	EIFM	Enables the Extended Interrupt Frame Mode. When EIFM = 0, an interrupt service will cause only the lower 16 bits of the PC to be pushed onto the stack, and an RETI instruction will restore only the lower 16 bits of the PC. When EIFM = 1, an interrupt service will cause all 23 bits of the PC to be pushed onto the stack, while an RETI instruction will restore all 23 bits of the PC. EIFM <u>must</u> be set to one if the application allows execution beyond the first 64 kB of code memory.											

Figure 6: MX Configuration Register (MXCON)

EAM bits control access to CODE/ECODE and XDATA/HDATA space. EDATA memory space can fully be accessed anytime with EMOV instruction, regardless of the value of EAM bits.

2.2.6 GENERAL PURPOSE RAM

Portions of the internal data memory that are not used in a particular application as registers, stack, or bit addressable locations may be considered general purpose RAM and used in any desired manner.

The lower 128 bytes of the internal data memory (DATA) may be accessed using either direct or indirect addressing. Direct addressing incorporates the entire address within the instruction. For example, the instruction:

will store the value 10 (decimal) in location 31 hex. Direct addresses above 128 will access the Special Function Registers rather than the internal data memory.

Indirect addressing takes an address from either R0 or R1 of the current register bank and uses it to identify a location in the internal data memory. The entire 256 byte internal data memory space (IDATA) may be accessed using indirect addressing. For example, the instruction sequence:

MOV R0,#90h MOV A,@R0

will cause the contents of location 90 hex to be loaded into the accumulator. It is typical with the classic 80C51 to cause the stack to be located in the upper area, leaving more general purpose RAM in the lower area that may be accessed using both direct and indirect addressing. With the 51MX, the stack may be extended and moved completely out of the lower 256 bytes of memory.




Figure 7: Internal data memory, lower 128 Bytes

2.3 SPECIAL FUNCTION REGISTERS (SFRS)

Special Function Registers (SFRs) provide a means for the processor to access internal control registers, peripheral devices, and I/O ports. An SFR address is always contained entirely within an instruction.

The standard SFR space is 128 bytes in size. SFRs are implemented in each 51MX device as needed in order to provide control for peripherals or access to CPU features and functions. Undefined SFRs are considered "reserved" and should not be accessed by user programs.

Sixteen addresses in the SFR space are both byte- and bit-addressable. The bit-addressable SFRs are those whose address ends in 0h or 8h (i.e. 80h, 88h,..., F8h). Bit addressing allows direct control and testing of bits in those SFRs.

All 51MX devices also have additional 128 bytes of extended SFRs as discussed in the "51MX Architecture Reference". Figures 8 and 9 show the SFR and the Extended SFR maps for P89C669 part.

	0/8	1/9	2 / A	3/B	4 / C	5 / D	6/E	7 / F	
F8	IP1	СН	CCAP0H	CCAP1H	CCAP2H	ССАРЗН	CCAP4H		FF
F0	В							IP1H	F7
E8	IEN1	CL	CCAP0L	CCAP1L	CCAP2L	CCAP3L	CCAP4L		EF
E0	ACC								E7
D8	CCON	CMOD	CCAPM0	CCAPM1	CCAPM2	ССАРМ3	CCAPM4		DF
D0	PSW								D7
C8	T2CON	T2MOD	R2CAPL	R2CAPH	TL2	TH2			CF
C0									C7
B8	IP0	S0ADEN							BF
В0	P3							IP0H	B7
A8	IEN0	S0ADDR							AF
A0	P2		AUXR1				WDTRST		A7
98	SOCON	S0BUF							9F
90	P1	I2CON	I2STA	I2DAT	I2ADR	I2CLL	I2CLH		97
88	TCON	TMOD	TL0	TL1	TH0	TH1	AUXR		8F
80	P0	SP	DPL	DPH				PCON	87
Bit A	↑ ddressable \$	SFRs							

Figure 8: Standard SFR map for the P89C669

Figure 9 shows the extended SFR map for the P89C669.




Figure 9: Extended SFR map for the P89C669

2.4 EXTERNAL DATA MEMORY (XDATA)

The XDATA space on the 51MX is the same as the 64 kB external data memory space on the classic 80C51.

On-chip XDATA memory can be disabled under program control via the EXTRAM bit in the AUXR register. Accesses above implemented on-chip XDATA will be routed to the external bus by default. If on-chip XDATA memory is disabled, all XDATA accesses will be routed to the external bus. P89C669 has 768 bytes of on-chip XDATA.

2.5 HIGH DATA MEMORY (HDATA)

The 51MX architecture supports up to an 8 MB data memory space, using 23-bit addressing. The entire 8 megabyte space except for the 64 kB EDATA space is called HDATA. The XDATA space comprises the lower 64 kB of HDATA.

Data Pointers

The 51MX adds an additional 23-bit Extended Data Pointer (EPTR) in order to allow a simple method of extending existing 80C51 programs to use more than 64 kB of data memory. If we want to access a single data byte from HDATA RAM located above the first 64_kB, EAM bit in MXCON sfr must be set to EAM=1.

All 80C51 instructions that use the DPTR have an 51MX variant that uses the EPTR. The 23-bit EPTR is comprised of (in order) EPH, EPM, and EPL sfrs. Figures 10 and 11 show examples of indirect accesses to data memory using the DPTR and the EPTR respectively. Since the EPTR is a 23-bit value, the 8th bit of EPH is not used. If read, it returns a 1, like other unimplemented bits in sfrs. EPTR can be manipulated as 23-bit register or as three independent 8-bit registers. Use of the EPTR allows access to the entire HDATA space, including XDATA.

At any point in time, one specific Data Pointer is active and is used by instructions that reference the DPTR. Active Data Pointer (DPTR) consists of a high byte (DPH sfr) and a low byte (DPL sfr) and its intended function is to hold 16-bit address; however, it may be manipulated as a 16-bit register or as two independent 8-bit registers.

Selection of the active DPTR may be changed by altering the Data Pointer Select (DPS) bit. The DPS bit occupies the bottom bit of the AUXR1 register. The DPS bit applies only to the two DPTRs, not to the EPTR.

In the indirect addressing mode, the currently active DPTR or the EPTR provides a data memory address for accessing the XDATA and HDATA space respectively. When the DPTR is used for addressing, only the XDATA space is available. When the EPTR is used for addressing, the entire HDATA space (which includes the XDATA space) may be accessed. If the EPTR value exceeds 7E:FFFF (the limit of HDATA), data accesses using EPTR will yield undefined results. The reason for limiting HDATA addresses is to keep the addressing uniform for EPTR addressing and Universal Pointer addressing (which is explained in a later section of this document).




Figure 10: External data memory access using indirect addressing with DPTR




Figure 11: External data memory access using indirect addressing with EPTR

2.6 PROGRAM MEMORY (CODE)

The 80C51, and thus the 51MX, are "Harvard" architectures, meaning that the code and data spaces are separated. If there is a single byte of executable code above 64 kB, EAM bit in MXCON sfr must be set to EAM=1. Also, if there is constant in CODE space above 64 kB boundary that is read by the application, EAM bit must be set to EAM=1, too.

The 51MX architecture expands the 80C51 Program Counter to 23 bits, providing a contiguous, unsegmented linear code space that may be as large as 8 MB. On-chip space begins at code address 0 and extends to the limit of the on-chip code memory. Above that, code will be fetched from off-chip. The 51MX architecture allows for an external bus which supports:

- Mixed mode (some code and/or data memory off-chip).
- · Single-chip operation (no external bus connection).
- ROMless operation (no use of on-chip code memory).

In some cases, code memory may be addressed as data. Extended instruction address modes provide access to the entire code space of 8 MB through the use of indexed indirect addressing. The currently active DPTR, the EPTR, a Universal Pointer, or the Program Counter may be used as the base address. Examples of the various code memory addressing modes are shown in figures 12 through 14.

Following a reset, the P89C669 begins code execution like a classic 80C51, at address 00:0000h. Similarly, the interrupt vectors are placed just above the reset address, starting at address 00:0003h. It is important to note that first instruction (located at address 0) should not be an EJMP instruction. EJMP is a 5 byte instruction and would overlap any instructions intended for the external interrupt 0 vector address residing at 00:0003.




Figure 12: Code memory access using Indexed indirect addressing with the Program Counter




Figure 13: Code memory access using indexed indirect addressing with DPTR




Figure 14: Code memory access using indexed indirect addressing with EPTR

2.7 UNIVERSAL POINTERS

A new addressing mode called Universal Pointer mode has been added to the 51MX, specifically for the purpose of greatly enhancing C language code density and performance. This addressing mode allows access to any of the on-chip or off-chip code and data spaces using one instruction, without the need to know in advance which of the different spaces the data will reside in. This includes the DATA, IDATA, EDATA, XDATA, HDATA, and CODE spaces. The SFR space is the only space that may not be accessed using the Universal Pointer mode.

The Universal Pointer addressing mode uses a new set of pointer registers for two reasons. The first is that 24-bit pointers are needed in order to allow addressing both the 8 MB code space and the 8 MB data space. The other reason is that it is much more

19

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

efficient to manipulate multi-byte pointer values in registers than it is in SFRs. C compilers typically already perform pointer manipulation in registers, then move the result to a Data Pointer for use.

Two Universal Pointers are supported: PR0 and PR1. The pointer PR0 is composed of registers R1, R2, and R3 of the current register bank, while PR1 is composed of registers R5, R6, and R7 of the current register bank, as shown in Figure 15.




Figure 15: Universal pointer registers

In order to access all of the various memory spaces in a single unified manner, they must all be mapped into a new "view" that allows 16 MB of total memory space. This new view is called the Universal Memory Map.

The XDATA space is placed at the bottom of this new address map. The HDATA space continues above XDATA. The standard internal data memory spaces (DATA and IDATA) are above HDATA, followed by the remainder of the EDATA space. Finally, the code memory occupies the top of the map.

Thus, the most significant bit of the Universal Pointer determines whether code or data memory is accessed. By placing the XDATA space at the bottom of the Universal Memory Map, Universal Pointer addresses 00:0000 through 00:FFFF can correspond to the classic 80C51 external data memory space. This allows for full backward compatibility for code that does not need more than 64 kB of external data space. The Universal Memory Map is shown in Figure 16, while the standard view of the memory spaces and how they relate to Universal Pointer values are shown in Figure 17.

The Universal Pointers are used only by a new 51MX instruction called EMOV. The EMOV instruction allows moving data via one of the Universal Pointers into or out of the accumulator. In either case, a displacement of 0, 1, 2, or 3 may also be specified, which is added to the pointer prior to its use. The displacement allows C compiler access of variables of up to 4 bytes in size (e.g. Long Integers) without the need to alter the pointer value. An example of Universal Pointer usage is shown in Figure 18. Note that it is not possible to store a value to the CODE area of the Universal Memory Map.

Another new instruction is added to allow incrementing one of the Universal Pointers by a value from 1 to 4. This allows the pointer to be advanced past the last data element accessed, to the next data element.




Figure 16: Universal memory map




Figure 17: Mapping of other addressing modes to universal pointer addressing




Figure 18: Memory Access using Universal Pointer Addressing

Universal Pointers are designed primarily to facilitate addressing in Extended Addressing Mode, with the EAM bit in MXCON set to EAM=1. However, Universal Pointers may still be used when EAM=0. In this case, Universal Pointer addressing can access only the bottom 64 kB of Code space and the bottom 64 kB of XDATA space. The Universal Pointer values that point to these areas do not change. When EAM = 0, Universal Pointer accesses outside of these areas are not accessible and will return a value of FF hex.

3 51MX INSTRUCTIONS

The 51MX instruction set is a a true binary-level superset of the classic 80C51, designed to be fully compatible with previously written 80C51 code. The changes to the instruction set are all related to the expanded address space. Some details of existing instructions have been altered, and some instructions have had an extended mode added. In the latter case, the alternate mode of the instruction is activated by preceding the instruction with a special one-byte prefix code, A5h.

An important goal in the implementation of the 51MX was to keep the same timing relationship of existing 80C51 instructions to existing devices. Any 80C51 instruction executed on the 51MX will take the same number of machine cycles to execute.

Table 3: Instructions affected by extended address space

80C51 Instruction	Effect of Extended Addressing
All relative branches	Includes SJMP and all conditional branches. These instructions may cross a 64 kB boundary if they are located within branch range of the boundary.
ACALL addr11	This instruction will cross a 64 kB boundary if it is located such that the next instruction in sequence is across the boundary. If ECRM=1 this instruction will act as MX's specific ECALL.
AJMP addr11	This instruction will cross a 64 kB boundary if it is located such that the next instruction in sequence is across the boundary.
JMP @A+DPTR	The lower 16-bits of the Program Counter are replaced with the value formed by the sum of the Accumulator and the active DPTR. This instruction will cross a 64 kB boundary if it is located such that the next instruction in sequence is across the boundary.
MOVC A,@A+DPTR	The address formed by replacing the lower 16-bits of the Program Counter with the value formed by the sum of the Accumulator and the active DPTR is used to access code memory. The PC value used is that of the instruction following MOVC.
MOVC A,@A+PC	The sum of the Accumulator and the 23-bit Program Counter forms the 23-bit address used to read the code memory. The PC value used is that of the instruction following MOVC.
MOVX @DPTR,A	The active DPTR points to an address in the 64 kB XDATA memory.
MOVX A,@DPTR	The active DPTR points to an address in the 64 kB XDATA memory.
RET	Replaces the lower 16 bits of the Program Counter with a 16-bit address from the Stack. This instruction will cross a 64 kB boundary if it is located such that the next instruction in sequence is across the boundary.
RETI	When the Extended Interrupt Frame Mode is not enabled, this instruction replaces the lower 16 bits of the Program Counter with a 16-bit address from the Stack. This will cause a 64 kB boundary to be crossed if the instruction is located such that the next instruction in sequence is across the boundary. If the extended interrupt frame mode is enabled, a 23-bit address is loaded into the PC from the stack.
LCALL addr16	Replaces the lower 16 bits of the Program Counter with the 16-bit address. This instruction will cross a 64 kB boundary if it is located such that the next instruction in sequence is across the boundary.
LJMP addr16	Replaces the lower 16 bits of the Program Counter with the 16-bit address. This instruction will cross a 64 kB boundary if it is located such that the next instruction in sequence is across the boundary.

Table 4: Enhancements to the 80C51 instruction set enabled by the prefix byte

80C	51 Instruction	51MX Effect Without Prefix	51MX Enhancement (these instructions use the prefix byte)	51MX Effect with Prefix
LCALL	addr16	Load a 16-bit address into the Program Counter.	ECALL addr23	Load a 23-bit address into the Program Counter.
LJMP	addr16	Load a 16-bit address into the Program Counter.	EJMP addr23	Load a 23-bit address into the Program Counter.
JMP	@A+DPTR	The lower 16-bits of the Program Counter are replaced with the sum of the Accumulator and the active DPTR.	JMP @A+EPTR	The Program Counter is loaded with the value formed by the sum of the Accumulator and the EPTR.
MOVC	A,@A+DPTR	Code memory is accessed using the address formed by replacing the lower 16-bits of the Program Counter with the sum of the Accumulator and the active DPTR.	MOVC A,@A+EPTR	Code memory is accessed using the address formed by the sum of the Accumulator and the EPTR.
MOVX	@DPTR,A	The active DPTR points to an address in the 64 kB XDATA memory.	MOVX @EPTR,A	The EPTR points to an address anywhere in HDATA memory (not DATA, IDATA, or EDATA).
MOVX	A,@DPTR	The active DPTR points to an address in the 64 kB XDATA memory.	MOVX A,@EPTR	The EPTR points to an address anywhere in HDATA memory (not DATA, IDATA, or EDATA).
INC	DPTR	Increment the active Data Pointer.	INC EPTR	Increment the 23 bit EPTR.
MOV	DPTR,#data16	Load a 16-bit value into the active Data Pointer.	MOV EPTR,#data23	Load a 23-bit value into the EPTR.
RET		Load a 16-bit address into the Program Counter from the Stack.	ERET	Load a 23-bit address into the Program Counter from the Stack.
ORL	A,Rn	Logically OR Register n to the Accumulator.	EMOV A,@PRi+disp	Load the Accumulator with the value from the Universal Memory Map at the address formed by PR0 or PR1plus the displacement (a value from 0 to 3).
ANL	A,Rn	Logically AND Register n to the Accumulator.	EMOV @PRi+disp,A	Load the Universal Memory Map address formed by PR0 or PR1 plus the displacement (a value from 0 to 3) with the contents of the Accumulator.
XRL	A,Rn	Exclusive OR Register n to the Accumulator.	ADD PRi,#data2	Add an immediate data value from 1 to 4 to the specified Universal Pointer. This is a 24-bit addition.

3.1 INSTRUCTION SET SUMMARY

The following table summarizes the entire 51MX instruction set. The instructions are grouped by the type, and instructions that share operand formats are combined. 51MX extended instructions and operand combinations are designated by **bold** text.

Table 5: 51MXiInstruction set summary

Data Mo	ovement	Arithme	etic & Logic	Progran	n Control	Bit Ope	erations
MOV XCH	A,Rn A,direct A,@Ri	ADD ADDC SUBB	A,Rn A,direct A,@Ri A,#data	JC JNC JZ JNZ	rel	SETB CLR CPL	C Bit
MOV	A,#data Rn,A Rn,direct Rn,#data direct,A direct,Rn	INC DEC	A Rn direct @Ri	SJMP JB JNB JBC	bit,rel	ANL ORL MOV	C,bit C,/bit C,bit bit,C
	direct,direct direct,@Ri direct,#data	INC	DPTR EPTR	JMP	@A+DPTR @A+EPTR		
	@Ri,A @Ri,direct	ADD	PRi,#data2	CJNE	A,direct,rel A,#data,rel		
	@Ri,#data DPTR,#data16 EPTR,#data23	MUL DIV	AB		Rn,#data,rel @Ri,#data,rel		
MOVC	A,@A+DPTR A,@A+PC	DA CLR CPL	Α	DJNZ	Rn,rel direct,rel		
MOVA	A,@A+EPTR	RL RLC		ACALL AJMP	addr11		
MOVX	A,@Ri A,@DPTR @Ri,A @DPTR,A	RR RRC SWAP		LCALL LJMP	addr16		
	A,@EPTR @EPTR,A	ANL ORL XRL	A,Rn A,direct A,@Ri	EJMP ECALL	addr23		
EMOV	A,@PRi+disp @PRi+disp,A	AIL	A,#data direct,A direct,#data	RET RETI ERET			
PUSH POP	direct		un cot,#uata	NOP			
XCHD	A,@Ri						

3.2 51MX OPERATION CODE CHARTS

This 51MX opcode chart consists of four pages. The first two pages are identical to a classic 80C51 opcode chart except that the A5h opcode is marked as the MX extended instruction prefix value. The third and fourth pages show instruction encoding that follows the A5h prefix. These instructions are unique to the 51MX, and are divided into several types as shown below.

Contents of Each Table Entry:

opcode bytes/cycles instruction mnemonic operand(s)

51MX Extended Instruction Types:

Unmodified 80C51 Instruction

These instructions are identical to classic 80C51 instructions and thus appear only on the first two pages of the opcode chart.

New MX Instructions

These instructions are new to the 51MX. All are related to the Universal Pointers.

Extended Addressing Instructions

These instructions incorporate extended addressing, and are modified versions of classic 80C51 instructions.

Extended SFR Addressing These instructions allow access to the expanded SFR space. These are not actually new instructions, but are classic 80C51 instructions whose function are altered by the A5h opcode.

Operand Definitions Used in the Tables:

addr11 : 11-bit address bit : addressable bit #d8 : 8-bit immediate data addr16 : 16-bit address dir : direct address #d16 : 16-bit immediate data addr23 : 23-bit address rel8 : 8-bit relative address #d23 : 23-bit immediate data

Table 6: 51MX operation code chart: part 1

NoP 11 10 13 15 15 15 15 15 15 15	00	1/1	10	3/2	20		3/2	30	3/2	40		2/2	50		2/2	60		2/2	70		2/2
102		NOP	J bit	BC ,rel8		JB bit,rel8			JNB bit,rel8		rel8			rel8			JZ rel8	2,2		rel8	2,2
LCALL Address	01	AJMP	11 AC ad	2/2 CALL dr11	21	AJMP addr11	2/2								2/2	61	AJMP addr11	2/2		ACALL	
O4	02	3/2 LJMP addr16	LC ad	CALL dr16		RET			RETI		ORL dir,A			ANL dir,A			XRL dir,A			ORL C,bit	
A	03	RR		Α		RL A	1/1		Α		dir,#d8			dir,#d8						A+DP1	ΓR
10	04	INC	14 D	EC A	24	ADD A,#d8			A,#d8		A,#d8			A,#d8			A,#d8			A,#d8	
NC	05	INC	15 D	2/1 EC dir		ADD A,dir			,		,			ANL A,dir			XRL A,dir			MOV dir,#d8	;
1/1 18	06	INC	D @	EC R0		ADD A,@R0								ANL A,@R0			A,@R0)	@	MOV R0,#d	18
09 1/1 19 DEC R1 1/1 29 ADD A,R1 1/1 39 ADDC A,R1 49 ORL A,R1 1/1 59 ANL A,R1 1/1 69 XRL A,R1 1/1 79 MOV R1,#d8 0A 1/1 1A DEC R2 1/1 2A ADD A,R2 1/1 3A ADDC A,R2 1/1 4A ORL A,R2 1/1 5A ANL A,R2 1/1 6A XRL A,R2 1/1 78 MOV R2,#d8 0B INC R3 1/1 1B DEC R3 1/1 2B ADD A,R3 1/1 3B ADDC A,R3 1/1 4B ORL A,R3 1/1 5B ANL A,R3 1/1 6B XRL A,R3 1/1 7B ADDC A,R3 2/1 0C INC R4 1/1 1C DEC R4 ADD A,R4 1/1 3C ADDC A,R4 1/1 4C ORL A,R4 1/1 5C ANL A,R4 1/1 6C XRL A,R4 1/1 7C MOV R4,#d8 0D INC R5 1/1 1D DEC R6 1/1 2D ADD A,R5 1/1 3D ADDC A,R5 4D ORL A,R5 1/1 5D ANL A,R5 1/1 6D XIL A,R5 1/1 7D ADDC A,R5 1/1 4D ORL A,R6 1/1 5D ANL A,R5 1	07	INC	17 D @	1/1 EC R1	27																
NC R1	08	INC	18 D	1/1 EC R0	28	ADD A,R0	1/1		ADDC A,R0		ORL A,R0			ANL	1/1	68	XRL A,R0	1/1	78	MOV R0,#d8	2/1 3
0B 1/1 1B 1/1 2B 1/1 3B 1/1 4B 1/1 5B 1/1 6B 1/1 7B 2/1 0C 1/1 1C 1/1 2C 1/1 3C 1/1 4C 1/1 5C 1/1 6C 1/1 7C 2/1 0D 1/1 1D 1/1 2D ADD AR ADD AR AR ADD AR	09	INC	D	EC		ADD A,R1			ADDC A,R1		ORL A,R1		59		1/1		XRL A,R1		ı	MOV R1,#d8	3
INC R3	0A	INC	D	EC R2		ADD	1/1		A,R2		A,R2		5A	ANL	1/1	6A	XRL	1/1	7A	MOV R2,#d8	2/1 3
NC	0B	INC	I D	EC	2B	ADD			A,R3		A,R3			ANL A,R3	1/1		XRL A,R3		ı	MOV R3,#d8	}
INC R5	0C	INC	l D	EC	2C	ADD	1/1	3C	ADDC	4C	ORL	1/1	5C	ANL	1/1	6C	XRL		ı	100 V R4,#d8	3
INC DEC ADD ADDC ORL ANL XRL MOV R6 R6 A,R6	0D	INC	D	EC	2D	ADD	1/1	3D	ADDC	4D	ORL	1/1	5D	ANL	1/1		A,R5		ı	MOV R5,#d8	3
0F 1/1 1F 1/1 2F 1/1 3F 1/1 4F 1/1 5F 1/1 6F 1/1 7F 2/1 INC R7 ADD AR7 AR7 ORL AR7 ANL XRL XRL MOV R7,#d8	0E	INC	D	EC R6		ADD A,R6			ADDC A,R6		ORL A,R6			ANL A,R6			XRL A,R6		ı	MOV R6,#d8	3
	0F	INC	1F D	1/1 EC	2F	ADD	1/1	3F	ADDC 1/1	4F	ORL	1/1	5F	ANI	1/1	6F	XRL	1/1	7F	MOV	

Table 7: 51MX operation code chart: part 2

	MOV DPTR,#d16	A0 2/2 ORL C,/bit	B0 2/2 ANL C,/bit			E0 1/2 MOVX A,@DPTR	F0 1/2 MOVX @DPTR,A
81 2/2 AJMP addr11	91 2/2 ACALL addr11	A1 2/2 AJMP addr11	B1 2/2 ACALL addr11	C1 2/2 AJMP addr11	D1 2/2 ACALL addr11	E1 2/2 AJMP addr11	F1 2/2 ACALL addr11
	92 2/2 MOV bit,C	A2 2/1 MOV C,bit	B2 2/1 CPL bit		D2 2/1 SETB bit	E2 1/2 MOVX A,@R0	F2 1/2 MOVX @R0,A
83 1/2 MOVC A,@A+PC	A,@A+DPTR	A3 1/2 INC DPTR	С	CLR C	D3 1/1 SETB C	MOVX A,@R1	MOVX @R1,A
DIV AB	94 2/1 SUBB A,#d8	A4 1/4 MUL AB	B4 3/2 CJNE A,#d8,rel8	C4 1/1 SWAP A	D4 1/1 DA A	E4 1/1 CLR A	CPL A
85 3/2 MOV dir,dir	95 2/1 SUBB A,dir	A5 -/- (MX extension prefix)	B5 3/2 CJNE A,dir,rel8	C5 2/1 XCH A,dir	D5 3/2 DJNZ dir,rel8	E5 2/1 MOV A,dir	F5 2/1 MOV dir,A
86 2/2 MOV dir,@R0					D6 1/1 XCHD A,@R0		
	97 1/1 SUBB A,@R1	A7 2/2 MOV @R1,dir	B7 3/2 CJNE @R1,#d8,rel8	C7 1/1 XCH A,@R1	D7 1/1 XCHD A,@R1	E7 1/1 MOV A,@R1	
88 2/2 MOV dir,R0					D8 2/2 DJNZ R0,rel8		MOV R0,A
89 2/2 MOV dir,R1		A9 2/2 MOV R1,dir			D9 2/2 DJNZ R1,rel8	MOV A,R1	MOV R1,A
8A 2/2 MOV dir,R2	9A 1/1 SUBB A,R2	AA 2/2 MOV R2,dir	BA 3/2 CJNE R2,#d8,rel8	CA 1/1 XCH A,R2	DA 2/2 DJNZ R2,rel8	EA 1/1 MOV A,R2	FA 1/1 MOV R2,A
8B 2/2 MOV dir,R3	9B 1/1 SUBB A,R3	AB 2/2 MOV R3,dir	BB 3/2 CJNE R3,#d8,rel8	CB 1/1 XCH A,R3	DB 2/2 DJNZ R3,rel8	EB 1/1 MOV A,R3	FB 1/1 MOV R3,A
	9C 1/1 SUBB A,R4	AC 2/2 MOV R4,dir	BC 3/2 CJNE R4,#d8,rel8	CC 1/1 XCH A,R4	DC 2/2 DJNZ R4,rel8		
8D 2/2 MOV dir,R5	9D 1/1 SUBB A,R5	AD 2/2 MOV R5,dir	BD 3/2 CJNE R5,#d8,rel8	CD 1/1 XCH A,R5	DD 2/2 DJNZ R5,rel8	MOV A,R5	MOV R5,A
8E 2/2 MOV dir,R6	9E 1/1 SUBB A,R6	AE 2/2 MOV R6,dir	BE 3/2 CJNE R6,#d8,rel8	CE 1/1 XCH A,R6	DE 2/2 DJNZ R6,rel8	EE 1/1 MOV A,R6	FE 1/1 MOV R6,A
8F 2/2 MOV dir,R7	9F 1/1 SUBB A,R7	AF 2/2 MOV R7,dir	BF 3/2 CJNE R7,#d8,rel8	CF 1/1 XCH A,R7	DF 2/2 DJNZ R7,rel8	EF 1/1 MOV A,R7	FF 1/1 MOV R7,A

Table 8: 51MX operation code chart: part 3

	10 4/3 JBC bit,rel8	20 4/3 JB bit,rel8	30 4/3 JNB bit,rel8				
02 5/4 EJMP	12 5/4 ECALL addr23	22 2/4 ERET		42 3/2 ORL	52 3/2 ANL dir,A	62 3/2 XRL	72 3/3 ORL C,bit
addr23	addr23			dir,A 43 4/3 ORL dir,#d8		dir,A 63 4/3 XRL dir,#d8	C,bit 73 2/2 JMP @A+EPTR
05 3/2	15 3/2 DEC dir	25 3/2 ADD	35 3/2 ADDC	45 3/2 ORI	55 3/2	65 3/2 XRI	75 4/3
dir	dir	A,dir	A,dir	A,dir	A,dir	A,dir	dir,#d8
				48 2/4	58 2/4	68 2/4	
				EMOV A,@PR0+0 49 2/4 EMOV	58 2/4 EMOV @PR0+0,A 59 2/4 EMOV @PR0+1,A	ADD PR0,#4 69 2/4 ADD PR0,#1	
				4A 2/4 EMOV A.@PR0+2	5A 2/4 EMOV @PR0+2.A	6A 2/4 ADD PR0.#2	
				4B 2/4 EMOV A,@PR0+3 4C 2/4	5B 2/4 EMOV @PR0+3,A 5C 2/4	6B 2/4 ADD PR0,#3 6C 2/4	
				40 0/4	5C 2/4 EMOV @PR1+0,A 5D 2/4 EMOV @PR1+1,A	ADD PR1,#4 6D 2/4 ADD PR1 #1	
				4E 2/4 EMOV A,@PR1+2	5E 2/4 EMOV @PR1+2,A	6E 2/4 ADD PR1,#2	
				4F 2/4 EMOV A,@PR1+3	5F 2/4 EMOV @PR1+3,A	6F 2/4 ADD PR1,#3	

Table 9: 51MX operation code chart: part 4

	90 5/4 MOV EPTR,#d23	A0 3/3 ORL C,/bit	B0 3/3 ANL C,/bit	C0 3/3 PUSH dir	D0 3/3 POP dir	E0 2/4 MOVX A,@EPTR	F0 2/4 MOVX @EPTR,A
82 3/3 ANL C,bit	bit,C	C,bit	B2 3/2 CPL bit	C2 3/2 CLR bit	D2 3/2 SETB bit		
	93 2/4 MOVC A,@A+EPTR	A3 2/2 INC EPTR					
MOV dir,dir	95 3/2 SUBB A,dir		B5 4/3 CJNE A,dir,rel8	C5 3/2 XCH A,dir	D5 4/3 DJNZ dir,rel8	E5 3/2 MOV A,dir	F5 3/2 MOV dir,A
86 3/3 MOV dir,@R0		A6 3/3 MOV @R0,dir					
87 3/3 MOV dir,@R1		A7 3/3 MOV @R1,dir					
88 3/3 MOV dir,R0		A8 3/3 MOV R0,dir					
89 3/3 MOV dir,R1		A9 3/3 MOV R1,dir					
8A 3/3 MOV dir,R2		AA 3/3 MOV R2,dir					
8B 3/3 MOV dir,R3		AB 3/3 MOV R3,dir					
8C 3/3 MOV dir,R4		AC 3/3 MOV R4,dir					
8D 3/3 MOV dir,R5		AD 3/3 MOV R5,dir					
8E 3/3 MOV dir,R6		AE 3/3 MOV R6,dir					
8F 3/3 MOV dir,R7		AF 3/3 MOV R7,dir					

4 EXTERNAL BUS

The external bus provides address information to external devices and initiates code read, data read, or data write operations. In 51MX devices, the external bus duplicates the classic 80C51 multiplexed external bus, allowing increased address output to 23 bits.

4.1 MULTIPLEXED EXTERNAL BUS

The 51MX external bus supports 8-bit data transfers and up to 23 address lines. The number of address lines available is configurable, and depends on the setting of the EAM bits in the MXCON register. The default for an unprogrammed part following reset is 16 address bits. This provides drop-in compatibility in existing 80C51 sockets.

Software may write 1 to EAM bit in MXCON, changing the default external bus configuration. Typically, this would be done once. It is not recommended to change the address configuration dynamically during program execution (for example: changing EAM=1 to EAM=0 changes external memory bus interface and prevents core from executing external code above the 64 kB boundary).

When the full 23-bit address is multiplexed on Port 2 (EAM=1 in MXCON), the high order address information (bits A22 through A16) must be latched externally in the same manner as the low order bits (A7 through A0) are latched on Port 0. The middle address bits (A15 through A8) appear on Port 2 after ALE goes low. If extended addressing is not enabled with EAM=1, Port 2 behaves just as in case of classic 80C51. An example of Port 2 address multiplexing is shown in Figure 19.

There are two special cases for Port 2 multiplexing when extended addressing is enabled: MOVX @Ri and MOVX @DPTR. These instructions do not supply a source for a full 23-bit external address. Where program memory is involved (jumps and MOVC), any "missing" address bits are supplied by the Program Counter (see Table 3). For MOVX, the additional bits are forced to zeroes to complete the address, since XDATA accessed with this instruction is on the very bottom of the data space (see Figure 3, Figure 16 and Figure 17). So, MOVX @Ri will output a 23-bit address composed of seven zeroes for the most significant bits of the address, Port 2 SFR contents for the middle byte of the address, and Ri contents for the bottom byte of the address. Similarly, MOVX @DPTR will output a 23-bit address composed of seven zeroes for the upper address and the current DPTR contents for the middle and bottom bytes of the address. Everything stated in this paragraph related to MOVX instructions is valid in case EAM=1, since this is the only case when we have 23 bit wide external memory interface. Otherwise, external memory interface is only 16 bits wide.

Software has to be written with special considerations if user's application requires 23 bit wide address interface and accesses off-chip code. If an application is set in a way that the initial part of the code executed upon reset is off-chip, the instruction that sets the EAM bit in MXCON to EAM=1 must be located at or below address 00FBh. This is to prevent the external bus from supplying a 16-bit address when a 23-bit address is required. If the Program Counter would reach address 0100h while EAM=0, the apparent address (to external hardware that is pre-wired to expect a 23-bit address) would become 01:0100. Therefore EAM bit must be configured while the high byte and the middle byte of executed instruction address are 0, since in this case both 16 and 23 bit wide address interface access the same memory location.

When application having 23 bit wide address interface with intention to use 51 interface toward memory mapped device is developed, some coding rules have to be applied. 23 bit address interface using external memory interface requires EAM=1 configuration. If memory mapped device address is determined using address on P2 and $\overline{RD/WR}$ control lines, no changes in the code are required compared to the regular 51, since the device is going to be addressed using only the bottom 16 bits present on the 23 bit wide address bus.

However, if memory mapped device uses falling edge on ALE control line to latch its 16 bit address, MOVX@Ri/DPTR instruction can not be used, but EMOV@PRi. Falling edge on ALE will enable address[7:0] to be fetched on P0, but at the same time bits address[22:16] will be present on P2. The right value that memory mapped device is expecting is available on falling edge of \overline{RD} /WR when address[15:8] bits are available on P2. In the system with 23 address bits, MOVX@Ri/DPTR instruction outputs leading zeros for address[22:16], which may cause problem for targeted device. In order to avoid this situation, instruction EMOV@PRi

has to be used, with R3=R2 (when PR0 is used), or R7=R6 (when PR1 is used). By doing this, output on P2 will be the same both on falling edge of ALE and falling edge of $\overline{RD}/\overline{WR}$, and consequently memory mapped device will recognize its address when required.

Detailed waveforms on external memory access can be found in the data sheet written for the desired MX part.




Figure 19: Example of external code memory read cycles using 23 address bits

The standard control signals and their functions for the external bus are as follows:

Signal name	<u>Function</u>				
ALE	Address Latch Enable. This signal directs an external address latch to store the multiplexed portion of the address for the next bus operation. This may be either a data address or a code address.				
PSEN	Program Store Enable. Indicates that the processor is reading code from the bus. Typically connected to the Output Enable pin of external EPROMs or other memory devices. External bus addresses for code memory may range from 00:0000 through 7F:FFFF. In the Universal Memory Map, these correspond to addresses 80:0000 through FF:FFFF				
RD	Read. The external data read strobe. Typically connected to the RD pin of external peripheral devices.				
\overline{WR}	Write. The write strobe for external data. Typically connected to the WR pin of external peripheral devices.				

External bus addresses for data memory may range from 00:0000 through 7E:FFFF, which matches Universal Memory Map addresses. If on-chip XDATA is enabled, it will cause an addressing discontinuity in the external data address space. The DATA and IDATA spaces are always on-chip, and therefore always create such an addressing discontinuity.

5 INTERRUPT PROCESSING

The P87C51Mx2 uses a four priority level interrupt structure. This allows great flexibility in controlling the handling of the many interrupt sources. The P87C51Mx2 has eleven interrupt sources.

Each interrupt source can be individually enabled or disabled by setting or clearing a bit in registers IEN0 or IEN1 respectively. The IEN0 register also contains a global disable bit, EA, which disables all interrupts at once.

Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the IP0, IP0H, IP1, and IP1H registers. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The highest priority interrupt service cannot be interrupted by any other interrupt source. So, if two requests of different priority levels are received simultaneously, the request of higher priority level is serviced.

Priority level "00" is the lowest possible one, while priority level "11" is the highest possible one. For example, priority level of Timer0 Interrupt is determined with bits PT0H and PT0. Content PT0H=1 and PT0=0 determine level 10, i.e. level 2.

If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. This is called the arbitration ranking. Note that the arbitration ranking is only used to resolve simultaneous requests of the same priority level.

Table 10 summarizes the interrupt sources, flag bits, vector addresses, enable bits, priority bits, polling priority, and whether each interrupt may wake up the CPU from Power Down mode or not.

Description	Interrupt Flag Bit(s)	Vector Address	Interrupt Enable Bit(s)	Interrupt Priority	Polling Priority	Power Down Wakeup
External Interrupt 0	IE0	0003h	EX0 (IEN0.0)	IP0H.0, IP0.0	1 (highest)	Yes
Timer 0 Interrupt	TF0	000Bh	ET0 (IEN0.1)	IP0H.1, IP0.1	2	No
External Interrupt 1	IE1	0013h	EX1 (IEN0.2)	IP0H.2, IP0.2	3	Yes
Timer 1 Interrupt	TF1	001Bh	ET1 (IEN0.3)	IP0H.3, IP0.3	4	No
Serial Port 0 Tx and Rx ^{1,5}	TI_0 & RI_0 ⁵	0023h	ES0/ES0R (IEN0.4)	IP0H.4, IP0.4	6	No
Serial Port 0 Rx ¹	RI_0					
Timer 2 Interrupt	TF2, EXF2	002Bh	ET2 (IEN0.5)	IP0H.5, IP0.5	7	No
PCA interrupt	CF, CCFn*	0033h	EC (IEN0.6)	IP0H.6, IP0.6	5	No
Serial Port 1 Tx and Rx ^{2,6}	TI_1 & RI_1 ⁶	00506	ES1/ES1R (IEN1.0)	IP1H.0, IP1.0	10	No
Serial Port 1 Rx ²	RI_1	0053h				
Serial Port 0 Tx ³	TI_0	003Bh	ES0T (IEN1.1)	IP1H.1, IP1.1	8	No
Serial Port 1 Tx ⁴	TI_1	0043h	ES1T (IEN1.2)	IP1H.2, IP1.2	9	No
I ² C Interrupt	I2C	005Bh	EI2C (IEN1.4)	IP1H.4, IP1.4	11 (lowest available)	No

Table 10: Summary of Interrupts

- 1. S0STAT.5 = 0 selects combined Serial Port 0 Tx and Rx interrupt; S0STAT.5 = 1 selects Serial Port 0 Rx interrupt only (and TX interrupt will be different, see Note 3 below).
- 2. S1STAT.5 = 0 selects combined Serial Port 1 Tx and Rx interrupt; S1STAT.5 = 1 selects Serial Port 1 Rx interrupt only (and TX interrupt will be different, see Note 4 below).
- 3. This interrupt is used as Serial Port 0 Tx interrupt if and only if S0STAT.5 = 1, and is disabled otherwise.
- 4. This interrupt is used as Serial Port 1 Tx interrupt if and only if S1STAT.5 = 1, and is disabled otherwise.
- 5. If SOSTAT.0 = 1, the following Serial Port 0 additional flag bits can cause this interrupt: FE_0, BR_0, OE_0.
- 6. If S1STAT.0 = 1, the following Serial Port 1 additional flag bits can cause this interrupt: FE_1, BR_1, OE_1.

IEN0 A Bit addressa Reset Value		7 EA	6 EC	5 ET2	4 ES0/ES0R	3 ET1	2 EX1	1 ET0	0 EX0
BIT	SYMBOL	FUNCTION							
IEN0.7	EA	Interrupt Ena	ble Bit: E	A=1 interr	upt(s) can be	e serviced	d, EA=0 int	errupt serv	vicing disabled.
IEN0.6	EC	PCA Interrup	t Enable I	bit.					
IEN0.5	ET2	Timer 2 Inter	rupt Enab	le.					
IEN0.4	ES0/ES0R	Serial Port 0 Interrupt Ena			•	ole (S0ST	AT.5 = 0)	Serial Por	t 0 Receive
IEN0.3	ET1	Timer1 Over	flow Interr	upt Enabl	e.				
IEN0.2	EX1	External Inte	rrupt 1 En	able.					
IEN0.1	ET0	Timer 0 Overflow Interrupt Enable.							
IEN0.0	EX0	External Interrupt 0 Enable.							

Figure 20: Interrupt Enable Register IEN0

	ddress: E8h	7	6	5	4	3	2	1	0
Bit addressat	ole	-	-	-	EI2C	-	ES1T	ES0T	ES1/ES1R
Reset Value:	00h	<u> </u>			I		ı		
ВІТ	SYMBOL	FUNCTION							
IEN1.7-5	-	Reserved for	future us	e. Should	be set to 0	by user p	rograms.		
IEN1.4	EI2C	I ² C Interrupt	Enable.						
IEN1.3	-	Reserved for	future us	e. Should	be set to 0	by user p	rograms.		
IEN1.2	ES1T	If S1STAT.5 interrupt is di	,		1 Transmit	Interrupt	Enable. If	S1STAT.5	5 = 0, this
IEN1.1	ES0T	If SOSTAT.5 interrupt is di	,		0 Transmit	Interrupt	Enable. If	SOSTAT.5	5 = 0, this
IEN1.0	ES1/ES1R	Serial Port 1 Combined Tx/Rx Interrupt Enable (S1STAT.5 = 0)/Serial Port 1 Rece Interrupt Enable (S1STAT.5 = 1).							

Figure 21: Interrupt Enable Register IEN1

IP0	Address: B8h	7	6	5	4	3	2	1	0
Bit address	sable	-	PPC	PT2	PS0/PS0R	PT1	PX1	PT0	PX0
Reset Valu	ie: 00h		I	I	1		I		
BIT	SYMBOL	FUNCTION							
БП	STIVIBUL	FUNCTION							
IP0.7	-	Reserved fo	r future us	e. Should	be set to 0	by user p	rograms.		
IP0.6	PPC	PCA Interrup	ot Priority b	it Low Bi	t.				
IP0.5	PT2	Timer 2 Inter	rupt Priori	ty Low Bi	i.				
IP0.4	PS0/PS0R	Serial Port 0 Priority Low		Tx/Rx Int	errupt (S0S	TAT.5 = 0)/Receive	Interrupt (S0STAT.5 = 1)
IP0.3	PT1	Timer 1 Inter	rupt Priori	ty Low Bi	i.				
IP0.2	PX1	External Inte	rrupt 1 Pri	ority Low	Bit.				
IP0.1	PT0	rupt Priori	ty Low Bi	t.					
IP0.0	PX0	External Inte	errupt 0 Pri	ority Low	Bit.				

Figure 22: Interrupt Priority Register IP0

IP0H Not bit add	Address: B7H dressable	7	6 PPCH	5 PT2H	4 PS0H/PS0RH	3 PT1H	2 PX1H	1 PT0H	0 PX0H
Reset Valu	ue: 00h		l						
BIT	SYMBOL	FUNCTION							
IP0H.7	-	Reserved for	r future use	e. Should	be set to 0	by user p	rograms.		
IP0H.6	PPCH	PCA Interrup	ot Priority b	it High B	it.				
IP0H.5	PT2H	Timer 2 Inter	rupt Priori	ty High B	it.				
IP0H.4	PS0H/PS0RH	Serial Port 0 Priority High		Tx/Rx In	terrupt (S0S	TAT.5 = 0)/Receive	Interrupt (S	S0STAT.5 = 1)
IP0H.3	PT1H	Timer 1 Inter	rupt Priori	ty High B	it.				
IP0H.2	PX1H	External Inte	rrupt 1 Pri	ority High	Bit.				
IP0H.1	PT0H	Timer 0 Inter	rupt Priori	ty High B	it.				
IP0H.0	PX0H	External Inte	errupt 0 Pri	ority High	Bit.				

Figure 23: Interrupt Priority High Byte IP0H

	Address: F8H	7	6	5	4	3	2	1	0	
Bit addressa	ble	-	-	-	PI2C	-	PS1T	PS0T	PS1/PS1R	
Reset Value	: 00h			ı	1		ı			
ВІТ	SYMBOL	FUNCTION								
IP1.7-5	-	Reserved for future use. Should be set to 0 by user programs.								
IP1.4	PI2C	I ² C Interrupt	Priority Lo	ow Bit.						
IP1.3	-	Reserved for	r future us	e. Should	be set to 0	by user p	rograms.			
IP1.2	PS1T	Serial Port 1	transmit I	nterrupt (S	31STAT.5 =	= 1) Priorit	y Low Bit.			
IP1.1	PS0T	Serial Port 0	transmit I	nterrupt (S	0STAT.5 =	= 1) Priorit	y Low Bit.			
IP1.0	PS1/PS1R	Serial Port 1 Priority Low		l Tx/Rx Inte	errupt (S1S	STAT.5 = (0)/receive	nterrupt (S1STAT.5 =	

Figure 24: Interrupt Priority Register 1

Not bit addre		7	6	5 -	4 PI2CH	3 -	2 PS1TH	1 PS0TH	0 PS1H/PS1RH
Reset Value	: 00h	<u> </u>							
ВІТ	SYMBOL	FUNCTION							
IP1H.7-5	-	Reserved for	future us	e. Should	be set to 0	by user p	orograms.		
IP1H.4	PI2CH	I ² C Interrupt	Priority H	igh Bit.					
IP1H.3	-	Reserved for	future us	e. Should	be set to 0	by user p	orograms.		
IP1H.2	PS1TH	Serial Port 1	transmit I	nterrupt (S	S1STAT.5 =	1) Priori	ty High Bit.		
IP1H.1	PS0TH	Serial Port 0	transmit I	nterrupt (S	0STAT.5 =	1) Priori	ty High Bit.		
IP1H.0	PS1H/PS1RH	, , , , , , , , , , , , , , , , , , ,							

Figure 25: Interrupt Priority Register 1 High Byte

6 P89C669 PORTS, POWER CONTROL AND PERIPHERALS

6.1 SPECIAL FUNCTION REGISTERS

Note: Special Function Registers (SFRs) accesses are restricted in the following ways:

- 1. User must NOT attempt to access any SFR locations not defined.
- 2. Accesses to any defined SFR locations must be strictly for the functions for the SFRs.
- 3. SFR bits labeled '-', '0' or '1' can ONLY be written and read as follows:
 - '-' MUST be written with '0', but can return any value when read (even if it was written with '0'). It is a reserved bit and may be used in future derivatives.
 - '0' MUST be written with '0', and will return a '0' when read.
 - '1' MUST be written with '1', and will return a '1' when read.

Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	MSB	BIT ADD	RESS, SYN	MBOL, OR A	ALTERNAT	E PORT FU	INCTION	LSB	Reset Value
			E7	E6	E5	E4	E3	E2	E1	E0	
ACC*	Accumulator	E0H									00H
AUXR#	Auxiliary Function Register	8EH	-	_	_	_	_	_	EXTRAM	AO	00H [%]
AUXR1#	Auxiliary Function Register 1	A2H	-	-	ENBOOT	-	GF2	0	-	DPS	00H%
			F7	F6	F5	F4	F3	F2	F1	F0	
B*	B Register	F0H									00H
BRGCON#	Baud Rate Generator Control	85H [‡]	-	-	-	-	-	-	SOBRGS	BRGEN	00H%
BRGR0#§	Baud Rate Generator Rate Low	86H [‡]	BRATE15	BRATE14	BRATE13	BRATE12	BRATE11	BRATE16	BRATE09	BRATE08	00H
BRGR1#§	Baud Rate Generator Rate High	87H [‡]	BRATE07	BRATE06	BRATE05	BRATE04	BRATE03	BRATE02	BRATE01	BRATE00	00H
CCAP0H#	Module 0 Capture High	FAH									XXH
CCAP1H#	Module 1 Capture High	FBH									XXH
CCAP2H#	Module 2 Capture High	FCH									XXH
CCAP3H#	Module 3 Capture High	FDH									XXH
CCAP4H#	Module 4 Capture High	FEH									XXH
CCAP0L#	Module 0 Capture Low	EAH									XXH
CCAP1L#	Module 1 Capture Low	EBH									XXH
CCAP2L#	Module 2 Capture Low	ECH									XXH
CCAP3L#	Module 3 Capture Low	EDH									XXH
CCAP4L#	Module 4 Capture Low	EEH									XXH
CCAPM0#	Module 0 Mode	DAH	-	ECOM_0	CAPP_0	CAPN_0	MAT_0	TOG_0	PWM_0	ECCF_0	00H%
CCAPM1#	Module 1 Mode	DBH	-	ECOM_1	CAPP_1	CAPN_1	MAT_1	TOG_1	PWM_1	ECCF_1	00H%
CCAPM2#	Module 2 Mode	DCH	ī	ECOM_2	CAPP_2	CAPN_2	MAT_2	TOG_2	PWM_2	ECCF_2	00H ⁹
CCAPM3#	Module 3 Mode	DDH	ī	ECOM_3	CAPP_3	CAPN_3	MAT_3	TOG_3	PWM_3	ECCF_3	00H ⁹
CCAPM4#	Module 4 Mode	DEH	-	ECOM_4	CAPP_4	CAPN_4	MAT_4	TOG_4	PWM_4	ECCF_4	00H%

Special Function Registers (Continued)

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT ADDRESS, SYMBOL, OR ALTERNATE PORT FUNCTION MSB LSB								
			DF	DE	DD	DC	DB	DA	D9	D8	
CCON*#	PCA Counter Control	D8H	CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0	00H%
CH#	PCA Counter High	F9H		-	-	<u>-</u>	=	-	-	-	00H
CL#	PCA Counter Low	E9H									00H
CMOD#	PCA Counter Mode	D9H	CIDL	WDTE	-	-	-	CPS1	CPS0	ECF	00H%
OPTR	Data Pointer (2 bytes)										00H
DPH	Data Pointer High	83H									00H
DPL	Data Pointer Low	82H									00H
EPL#	Extended Data Pointer Low	FCH [‡]									00H
EPM#	Extended Data Pointer Middle	FDH [‡]									00H
EPH#	Extended Data Pointer High	FEH [‡]									00H
12ADR	I ² C Slave Address Register	94H	addr.6	addr.5	addr.4	addr.3	addr.2	addr.1	addr.0	GC	00H
2CON	I ² C Control Register	91H	-	I2EN	STA	STO	SI	AA	-	CRSEL	00H
2DAT	I ² C Data Register	93H		•	•						XXH
2CLH	I ² C Clock Generator (High Register)	96H									00H
2CLL	I ² C Clock Generator (Low Register)	95H									00H
2STA	I ² C Status Register	92H	code.4	code.3	code.2	code.1	code.0	0	0	0	F8H
									••		
ENIO*	Interrupt Enable 0		AF	AE	AD	AC	AB	AA	A9	A8	-
IEN0*	interrupt Enable 0	A8H	EA	EC	ET2	ES0/ ES0R	ET1	EX1	ET0	EX0	00H
			EF	EE	ED	EC	EB	EA	E 9	E8	
IEN1*	Interrupt Enable 1	E8H	=	-	-	EI2C	-	ES1T	ES0T	ES1/ ES1R	00H [%]
			BF	BE	BD	ВС	ВВ	ВА	В9	В8	
P0*	Interrupt Priority	В8Н	-	PPC	PT2	PS0/ PS0R	PT1	PX1	PT0	PX0	00H
				ı	ı			1	1	1	-
IP0H	Interrupt Priority 0 High	В7Н	-	PPCH	PT2H	PS0H/ PS0RH	PT1H	PX1H	РТ0Н	PX0H	00H
			FF	FE	FD	FC	FB	FA	F9	F8	
P1*	Interrupt Priority 1	F8H	-	-	-	PI2C	-	PS1T	PS0T	PS1/ PS1R	00H%
				I	I			I	I	1	1
P1H	Interrupt Priority 1 High	F7H	-	-	-	PI2CH	-	PS1TH	PS0TH	PS1H/ PS1RH	00H%
		<u> </u>									

Special Function Registers (Continued)

SYMBOL	DESCRIPTION	DIRECT ADDRESS	MSB	BIT ADD	ORESS, SY	MBOL, OR A	ALTERNAT	E PORT FU	JNCTION	LSB	Reset Value
MXCON#	MX Control Register	FFH [‡]	-	-	-	-	-	EAM	ESMM	EIFM	00H [%]
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H	SDA	SCL	CEX2	CEX1	CEX0	ECI	T2EX	T2	FFH
			A7	A6	A5	A4	А3	A2	A1	A0	
P2*	Port 2	A0H	AD15	AD14/ AD22	ADA13/ AD21	AD12/AD20	AD11/ AD19	AD10/ AD18	AD9/ AD17	AD8/ AD16	FFH
		Boll	B7	B6	B5	B4	B3	B2	B1	B0	
P3*	Port 3	B0H	RD	WR	T1/CEX4	T0/CEX3	ĪNT1	INT0	TxD0	RxD0	FFH
			C7 [‡]	C6 [‡]	C5 [‡]	C4 [‡]	C3 [‡]	C2 [‡]	C1 [‡]	C0 [‡]	
P4*#	Port 4	C0H [‡]	-	-	-	-	-	-	TxD1	RxD1	FFH
PCON#	Power Control Register	87H	SMOD1	SMOD0	- D5	POF D4	GF1	GF0	PD D1	IDL D0	00H/10H ^{&}
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	OV	F1	P	00H
RCAP2H#	Timer2 Capture High	СВН						!		Į.	00H
RCAP2L#	Timer2 Capture Low	CAH	9F	9E	9D	9C	9B	9A	99	98	00H
S0CON*	Serial Port 0 Control	98H	SM0_0/ FE_0	SM1_0	SM2_0	REN_0	TB8_0	RB8_0	TI_0	RI_0	00H
S0BUF	Serial Port 0 Data Buffer Register	99H			1			1			xxH
S0ADDR	Serial Port 0 Address Register	А9Н									00H
S0ADEN	Serial Port 0 Address Enable	В9Н			1		1	1		•	00H
S0STAT#	Serial Port 0 Status	8CH [‡]	DBMOD_ 0	INTLO_0	CIDIS_0	DBISEL_0	FE_0	BR_0	OE_0	STINT_0	00H [%]
			87 [‡]	86 [‡]	85 [‡]	84 [‡]	83 [‡]	82 [‡]	81 [‡]	80 [‡]	
S1CON#*	Serial Port 1 Control	80H [‡]	SM0_1/ FE_1	SM1_1	SM2_1	REN_1	TB8_1	RB8_1	TI_1	RI_1	00H
S1BUF#	Serial Port 1 Data buffer Register	81H [‡]		1						I	XXH
S1ADDR#	Serial Port 1 Address Register	82H [‡]									00H
S1ADEN#	Serial Port 1 Address Enable	83H [‡]									00H
S1STAT#	Serial Port 1 Status	84H [‡]	DBMOD_ 1	INTLO_1	CIDIS_1	DBISEL1	FE_1	BR_1	OE_1	STINT_1	00H%
SP	Stack Pointer (or Stack Pointer Low Byte When EDATA Supported)	81H									

Special Function Registers (Continued)

SYMBOL	DESCRIPTION	DIRECT ADDRESS	MSB	BIT ADD	RESS, SYI	MBOL, OR	ALTERNAT	E PORT FU	INCTION	LSB	Reset Value
SPE#	Stack Pointer High	FBH [‡]									00H
			8F	8E	8D	8C	8B	8A	89	88	
TCON*	Timer Control Register	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
			CF	CE	CD	CC	СВ	CA	C9	C8	
T2CON#*	Timer2 Control Register	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00H
			1		1	1		1	1	ı	0,4
T2MOD#	Timer2 Mode Control	C9H	-	-	ENT2	TF2DE	T2GATE	T2PWME	T2OE	DCEN	00H%
TH0	Timer 0 High	8CH									00H
TH1	Timer 1 High	8DH									00H
TH2	Timer 2 High	CDH									00H
TL0	Timer 0 Low	8AH									00H
TL1	Timer 1 Low	8BH									00H
TL2	Timer 2 Low	ССН									00H
TMOD	Timer 0 and 1 Mode	89H	T1GATE	T1C/T	T1M1	T1M0	T0GATE	T0C/T	T0M1	T0M0	00H
WDTRST#	Watchdog Timer Reset	A6H									FFH
WDCON#	Watchdog Timer Control	8FH [‡]	-	-	-	-	-	WDPRE2	WDPRE1	WDPRE0	00H%
	-		ı		1	1	1	1			

Notes:

- * SFRs are bit addressable.
- # SFRs are modified from or added to the 80C51 SFRs.
- ‡ Extended SFRs accessed by preceding the instruction with MX escape (opcode A5h).
- Reserved bits, must be written with 0's.
- & Power on reset is 10H. Other reset is 00H.
- % The unimplemented bits (labeled '-') in the SFRs are 'X's (unknown) at all times. '1's should NOT be written to these bits, as they may be used for other purposes in future derivatives. The reset values shown for these bits are '0's although they are unknown when read.
- % The unimplemented bits (labeled '-') in the SFRs are 'X's (unknown) at all times. '1's should NOT be written to these bits, as they may be used for other purposes in future derivatives. The reset values shown for these bits are '0's although they are unknown when read.

6.2 P89C669 PORTS

6.2.1 PORTS 0, 1, 2, 3

Ports 0, 1, 2, 3 are the same as the ports in a conventional 80C51 device. They are located at the same bit-addressable locations of 80H, 90H, A0H, and B0H in the conventional SFR space.

Observed port's output is logical and of port's sfr and microcontroller's peripheral that is using that port. In order to allow peripheral to fully control dedicated pin, corresponding bit(s) in port's sfr must be 1. Otherwise, if some of port's bits are 0s, output of peripherals using those pins will not be able to change output which is going to be low all the time, due to port bit's 0.

6.2.2 PORT 4

The P89C669 has an additional port called Port 4. This port is not available as general purpose I/O. It hosts pins RXD1 (P4.0) and TXD1 (P4.1) that are part of UART1. Both of them have internal pull-up resistor.

6.3 P89C669 LOW POWER MODES

6.3.1 STOP CLOCK MODE

The static design enables the clock speed to be reduced down to 0 MHz (stopped). When the oscillator is stopped, the RAM and Special Function Registers retain their values. This mode allows step-by-step utilization and permits reduced system power consumption by lowering the clock frequency down to any value. For lowest power consumption the Power Down mode is suggested.

6.3.2 IDLE MODE

In the idle mode (see Table 11), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. Idle mode is entered by setting the IDL bit in the PCON register.

There are two ways to terminate the Idle mode. Activation of any enabled interrupt will cause IDL to be cleared by hardware, terminating the Idle mode. The interrupt is serviced, and following RETI, the next instruction to be executed will be the one following the instruction that put the device into Idle.

Hardware reset is the second way to exit Idle mode, and the processor continues in the same manner as in case of power-on reset. Hardware reset by default clears IDL bit to 0. Before reset really occurs and internal reset algorithm takes control, the part will execute several instructions after the point in code when the Idle mode was invoked, i.e. the device normally resumes program execution, from where it left off. On-chip hardware inhibits access to the internal RAM during this time, but access to the port pins is not inhibited, so, insertion of 3 NOP instructions is recommended following the instruction that invokes idle mode. To eliminate the possibility of unexpected outputs at the port pins in general, the instruction following the one that invokes Idle mode should not be the one that writes to a port pin or to external data RAM.

6.3.3 POWER-DOWN MODE

To save even more power, a Power Down mode (see Table 11) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. This mode stops the oscillator in order to absolutely minimize power consumption. Power Down mode is entered by setting the PD bit in the PCON register.

MODE	Program Memory	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
			'				
Idle	External	1	1	Float	Data	Address	Data
Power Down	Internal	0	0	Data	Data	Data	Data
Power Down	External	0	0	Float	Data	Data	Data

Table 11: External Pin Status During Idle and Power Down Modes

The processor can be made to exit Power Down mode via Reset or one of the external interrupt inputs (INTO, INTO - configured to be level sensitive only). This will occur if the interrupt is enabled and its priority is higher than any interrupt currently in progress.

While having the MX part in Power Down Mode and driving Reset high (or external interrupt line low), the oscillator dedicated analog subsystem inside of the microcontroller will be enabled. However, only when the wake-up pulse on reset/external interrupt

line is ended, the rest of microcontroller will be supplied with the system clock, and continue to operate. The duration of an input pulse on reset/external interrupt pin in order to wake the part from Power Down Mode depends solely on external oscillator's circuit components. At the end of wake-up procedure, reset/external interrupt line can be brought to non-active level as soon as input at XTAL1 pin achieves stable frequency, duty cycle and amplitude. If an external interrupt caused the part to wake up, execution of forced jump (that directs code execution to the proper interrupt service routine) will end Power Down Mode.

By exiting Power Down mode via external interrupt, the core automatically clears the PD bit and thus enables a new entry into Power Down Mode. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down Mode. External reset by default clears PD bit, and enables the next Power Down.

In Power Down mode, the power supply voltage may be reduced to the RAM keep-alive voltage V_{RAM} . This retains the RAM contents at the point where Power Down mode was entered. SFR contents are not guaranteed after V_{DD} has been lowered to V_{RAM} , since RAM and SFRs are built using different processes. Therefore it is recommended to wake up the processor via Reset in this case (since Reset redefines all SFRs - including PD bit, but doesn't change on-chip RAM). V_{DD} must be raised to within the operating range before the Power Down mode is exited.

PCON Ad	dress: 87h	7	6	5	4	3	2	1	0
Not bit addres	sable	SMOD1	SMOD0	-	POF	GF1	GF0	PD	IDL
Reset Value:	00?X0000B								<u> </u>
BIT	SYMBOL	FUNCTION							
PCON.7	SMOD1	rate (T1 time	er or baud i vo. When 1	ate gener	ator, as de d rate for U	termined I ART 0 will	by the BR0	GCON ext	vill be the input ended SFR) I timer or baud
PCON.6	SMOD0	•	RT 0 and						or framing error M0 for UARTs
PCON.5	-	Reserved for	r future use	e. Should	not be set	to 1 by us	er program	ns.	
PCON.4	POF	Power On Fl	ag. Reset	value = 1	for power-	on reset o	nly; all oth	er reset sc	ources POF=0.
PCON.3	GF1	General purp operation.	oose flag 1	. May be	read or writ	tten by use	er software	e, but has	no effect on
PCON.2	GF0	General purp operation.	oose flag 0	. May be	read or writ	tten by use	er software	e, but has	no effect on
PCON.1	PD	Power Down when the Po						node opera	ation. Cleared
PCON.0	IDL	Idle mode co mode is term		-	bit activate	s Idle mod	de operatio	n. Cleared	d when the Idle

Figure 26: Power Control Register (PCON)

6.3.4 POWER-ON FLAG

The Power On Flag (POF) is set by on-chip circuitry when the V_{DD} level on the P87C51Mx2 rises from 0V. The POF bit allows user to determine if the reset is the result of a power-on or a warm start after the powerdown. The POF bit can be cleared by software only.

6.4 TIMERS/COUNTERS 0 AND 1

The two 16-bit Timer/Counter registers: Timer 0 and Timer 1 can be configured to operate either as timers or event counters (see Figure 27).

P89C669 User Manual

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

In the "Timer" function, the register is incremented every machine cycle. Thus, one can think of it as counting machine cycles. Since a machine cycle consists of 6 oscillator periods, the count rate is 1/6 of the oscillator frequency.

In the "Counter" function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled once every machine cycle.

When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register in the machine cycle following the one in which the transition was detected. Since it takes 2 machine cycles (12 oscillator periods) for 1-to-0 transition to be recognized, the maximum count rate is 1/12 of the oscillator frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full machine cycle. In addition to the "Timer" or "Counter" selection, Timer 0 and Timer 1 have four operating modes from which to select.

The "Timer" or "Counter" function is selected by control bits C/T in the Special Function Register TMOD. These two Timer/Counters have four operating modes, which are selected by bit-pairs (M1, M0) in TMOD. Modes 0, 1, and 2 are the same for both Timers/Counters. Mode 3 is different. The four operating modes are described in the following text.

TMOD Add	ress: 89h	7	6	5	4	3	2	1	0	
Not bit address	able	T1GA	TE T1C/T	T1M1	T1M0	T0GATE	T0C/T	T0M1	T0M0	
Reset Source(s	s): Any source): Any source								
Reset Value:	00000000B									
	T1/T0	Bits contr	Bits controlling Timer1/Timer0							
	GATE	•	Gating control when set. Timer/Counter "x" is enabled only while "INTx" pin is high and "TRx" control pin is set. when cleared Timer "x" is enabled whenever "TRx" control bit is set.							
	C/T	Gating Timer or Counter Selector cleared for Timer operation (input from internal system clock.) Set for Counter operation (input from "Tx" input pin).								
M1	MO	OPERAT	ING MODE							
0	0	0	8048 Timer "	TLx" serve:	s as 5-bit	prescaler.				
0	1	1	16-bit Timer/	Counter "T	Hx" and "T	ΓLx" are ca	scaded; th	ere is no p	rescaler.	
1	0	2		oad Timer/0 time it ove		THx" holds a	a value wh	ich is to be	e reloaded into	
1	1	3 (Timer 0) TL0 is an 8-bit Timer/Counter controlled by the standard Timer 0 control bits. TH0 is an 8-bit timer only controlled by Timer 1 control bits.								
1	1	3	(Timer 1) Tin	ner/Counte	1 stoppe	d.				

Figure 27: Timer/Counter Mode Control Register (TMOD)

TCON A	ddress: 88h	7	6	5	4	3	2	1	0
Bit addressal	ble	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
Reset Source	e(s): Any reset		•					•	
Reset Value:	0000000B								
BIT	SYMBOL	FUNCTION							
TCON.7	TF1		Timer 1 overflow flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when the processor vectors to Timer 1 Interrupt routine, or by software.						
TCON.6	TR1	Timer 1 Rur	control bi	t. Set/clear	ed by soft	ware to tur	n Timer/C	ounter 1 o	n/off.
TCON.5	TF0	Timer 0 overflow flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when the processor vectors to Timer 0 Interrupt routine, or by software.							
TCON.4	TR0	Timer 0 Rur	control bi	t. Set/clear	ed by soft	ware to tur	n Timer/C	ounter 0 o	n/off.
TCON.3	IE1	Interrupt 1 E detected. C		•			•	•	
TCON.2	IT1	Interrupt 1 7 triggers exte	• •		leared by	software to	specify fa	alling edge	/low level tha
TCON.1	IE0	Interrupt 0 E detected. C		•				•	
TCON.0	IT0	Interrupt 0 T			leared by	software to	specify fa	alling edge	low level tha

Figure 28: Timer/Counter Control Register (TCON)

6.4.1 MODE 0

Putting either Timer into Mode 0 makes it look like an 8048 Timer, which is an 8-bit Counter with a fixed divide-by-32 prescaler. Figure 29 shows Mode 0 operation.




Figure 29: Timer/Counter 0 or 1 in Mode 0 (13-Bit Counter)

In this mode, the Timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the Timer interrupt flag TFn. The count input is enabled to the Timer when TRn = 1 and either GATE = 0 or INTn = 1. (Setting GATE = 1 allows the Timer to be controlled by external input INTn, to facilitate pulse width measurements). TRn is a control bit in the Special Function Register TCON (Figure 28). The GATE bit is in the TMOD register.

The 13-bit register consists of all 8 bits of THn and the lower 5 bits of TLn. The upper 3 bits of TLn are indeterminate and should be ignored. Setting the run flag (TRn) does not clear the registers.

Mode 0 operation is the same for Timer 0 and Timer 1 (see Figure 29). There are two different GATE bits, one for Timer 1 (TMOD.7) and one for Timer 0 (TMOD.3).

6.4.2 MODE 1

Mode 1 is the same as Mode 0, except that all 16 bits of the timer register (THn and TLn) are used. See Figure 31.




Figure 30: Timer/Counter 0 or 1 in Mode 1 (16-Bit Counter)

6.4.3 MODE 2

Mode 2 configures the Timer register as an 8-bit Counter (TLn) with automatic reload, as shown in Figure 31. Overflow from TLn not only sets TFn, but also reloads TLn with the contents of THn, which must be preset by software. The reload leaves THn unchanged. Mode 2 operation is the same for Timer 0 and Timer 1.




Figure 31: Timer/Counter 0 or 1 in Mode 2 (8-Bit Auto-Reload)

6.4.4 MODE 3

When Timer 1 is in Mode 3 it is stopped (holds its count). The effect is the same as setting TR1 = 0.

Timer 0 in Mode 3 establishes TL0 and TH0 as two separate 8-bit counters. The logic for Mode 3 and Timer 0 is shown in Figure 32. TL0 uses the Timer 0 control bits: TOC/\overline{T} , TOGATE, TR0, $\overline{INT0}$, and TF0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from Timer 1. Thus, TH0 now controls the "Timer 1" interrupt.

Mode 3 is provided for applications that require an extra 8-bit timer. With Timer 0 in Mode 3, an P87C51Mx2 can look like it has an additional Timer.

Note: When Timer 0 is in Mode 3, Timer 1 can be turned on and off by switching it into and out of its own Mode 3. It can still be used by the serial port as a baud rate generator, or in any application not requiring an interrupt.




Figure 32: Timer/Counter 0 Mode 3 (Two 8-Bit Counters)

6.5 TIMER 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by $C/\overline{1}2$ in the special function register T2CON. Timer 2 has four operating modes: Capture, Auto-reload (up or down counting), Clockout and Baud Rate Generator which are selected according to Table 12 using T2CON and T2MOD (figures 33 and 34).

RCLK+TCLK	CP/RL2	TR2	T2OE	MODE
0	0	1	0	16-BIT auto reload
0	1	1	0	16-bit capture
0	0	1	1	Programmable Clock-Out
1	Х	1	0	Baud rate generator for UART 0
Х	Х	0	Х	off

Table 12: Timer 2 operating mode

T2CON A	ddress: C8h								
Bit addressat	ole	7	6	5	4	3	2	1	0
Reset Value:	00h	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
BIT	SYMBOL	FUNCTION							
T2CON.7	TF2		Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK or TCLK = 1 or when Timer 2 is in Clock-out Mode.						
T2CON.6	EXF2	EXEN2=1 ar	Timer 2 external flag is set when Timer 2 is in capture, reload or baud-rate mode, EXEN2=1 and a negative transition on T2EX occurs. If Timer 2 interrupt is enabled EXF2=1 causes the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software.						
T2CON.5	RCLK	Receive clock flag. When set, causes the serial port 0 (UART 0) to use Timer 2 overflow pulses for its receive clock in modes 1 and 3 (unless SBRGS - BRGCON.1 is set to '1'). RCLK = 0 causes Timer 1 overflow to be used for the receive clock. (See "UARTS").							
T2CON.4	TCLK	pulses for its	transmit o	clock in mo	des 1 and	3 (unless	SBRGS -	BRGCON	mer 2 overflow I.1 is set to '1'). ee "UARTS").
T2CON.3	EXEN2		ansition or	n T2EX if T	imer 2 is r	not being us			ur as a result of al port. EXEN2
T2CON.2	TR2	Start/stop co	ntrol for Ti	mer 2. A lo	gic 1 ena	bles the tin	ner to run.		
T2CON.1	C/T2	Timer or cou	nter selec	t. (Timer 2)				
		$0 = Internal timer (f_{OSC}/6)$							
		1 = External	event cou	nter (falling	g edge trig	gered; exte	ernal clock	c's max. ra	ate=f _{OSC} /12).
T2CON.0	CP/RL2	Capture/Relo EXEN2 = 1. negative tran bit is ignored	When cleans is the state of the	ared, auto- T2EX whe	reloads wi n EXEN2	II occur eitl = 1. When	ner with Ti either RC	mer 2 ove LK = 1 or	

Figure 33: Timer/Counter 2 (T2CON) Control Register

	dress: C9h							
Not bit address	sable	7 6	5	4	3	2	1	0
Reset Value: X	(X000000B		-	-	-	-	T2OE	DCEN
BIT	SYMBOL	FUNCTION						
T2MOD.7-2	-	Reserved for future	use. Should	be set to 0	by user p	rograms.		
T2MOD.1	T2OE	Timer 2 Output Enab	le bit. Used	in program	mable clo	ck-out mo	de only.	
T2MOD.0	DCEN	Down Count Enable counter.	bit. When so	et, this allov	ws timer2	to be conf	igured as a	an up/down

Figure 34: Timer 2 Mode (T2MOD) Control Register

6.5.1 CAPTURE MODE

In the Capture Mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0 Timer 2 is a 16-bit timer or counter (as selected by $C/\overline{12}$ in T2CON) which upon overflowing sets bit TF2, the Timer 2 overflow bit.

The capture mode is illustrated in Figure 36:




Figure 35: Timer 2 in Capture Mode

This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IEN0 register). If EXEN2=1, Timer 2 operates as described above, but with the added feature that a 1- to -0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively.

In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt). The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt.

There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2 pin transitions or $f_{\rm OSC}/6$ pulses. Since once loaded contents of RCAP2L and RCAP2H registers are not protected, once Timer2 interrupt is signalled it has to be serviced before new capture event on T2EX pin occurs. Otherwise, the next falling edge on T2EX pin will initiate reload of the current value from TL2 and TH2 to RCAP2L and RCAP2H and consequently corrupt their content related to previously reported interrupt.

6.5.2 AUTO-RELOAD MODE (UP OR DOWN COUNTER)

In the 16-bit auto-reload mode, Timer 2 can be configured as either a timer or counter (via $C/\overline{1}2$ in T2CON), then programmed to count up or down. The counting direction is determined by bit DCEN (Down Counter Enable) which is located in the T2MOD register (see Figure 34). When reset is applied, DCEN = 0 and Timer 2 will default to counting up. If the DCEN bit is set, Timer 2 can count up or down depending on the value of the T2EX pin.

Figure 36 shows Timer 2 counting up automatically (DCEN = 0).




Figure 36: Timer 2 in Auto Reload Mode (DCEN = 0)

In this mode, there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H. The values in RCAP2L and RCAP2H are preset by software means.

Auto reload frequency when Timer 2 is counting up can be determined from this formula:

where SupplyFrequency is either $f_{osc}/6$ (C/ $\overline{T2}$ =0) or frequency of signal on T2 pin (C/ $\overline{T2}$ =1).

If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 is 1.

Microcontroller's hardware will need three consecutive machine cycles in order to recognize falling edge on T2EX and set EXF2=1: in the first machine cycle pin T2EX has to be sampled as "1"; in the second machine cycle it has to be sampled as "0", and in the third machine cycle EXF2 will be set to 1.

In Figure 37, DCEN=1 and Timer 2 is enabled to count up or down. This mode allows pin T2EX to control the direction of count. When a logic 1 is applied at pin T2EX Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt, if the interrupt is enabled. This timer overflow also causes the 16-bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2.




Figure 37: Timer 2 in Auto Reload Mode (DCEN = 1)

When a logic 0 is applied at pin T2EX this causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. Timer 2 underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2. The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed.

6.5.3 PROGRAMMABLE CLOCK-OUT

A 50% duty cycle clock can be programmed to come out on pin T2 (P1.0). This pin, besides being a regular I/O pin, has two additional functions. It can be programmed:

- 1. To input the external clock for Timer/Counter 2, or;
- 2. To output a 50% duty cycle clock ranging from 122Hz to 8MHz at a 16MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit $C/\overline{1}2$ (in T2CON) must be cleared and bit T20E in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

Where (RCAP2H,RCAP2L) = the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator.

6.5.4 BAUD RATE GENERATOR MODE FOR UART 0 (SERIAL PORT 0)

When serial port 0 (UART 0) doesn't use the independent baud rate generator (S0BRGS = 0, S0BRGS is BRGCON.1), bits TCLK and/or RCLK in T2CON allow the serial port 0 (UART 0) transmit and receive baud rates to be derived from either Timer 1 or Timer 2 (refer to the section on UARTS for details). Assume that S0BRGS = 0, when TCLK = 0, Timer 1 is used as the UART 0 transmit baud rate generator. When TCLK = 1, Timer 2 is used as the UART 0 transmit baud rate generator. RCLK has the same

effect for the UART 0 receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – Timer 1, Timer 2 or baud rate generator.

Figure 6.6 shows Timer 2 in baud rate generator mode:




Figure 38: Timer 2 in Baud Rate Generator Mode

The baud rate generation mode is like the auto-reload mode, when a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

Modes 1 and 3 Baud Rates = Timer 2 Overflow Rate/16

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation $(C/\overline{T}2=0)$. Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., 1 / 6 the oscillator frequency). As a baud rate generator, it increments at the oscillator frequency. Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

Oscillator Frequency / (16 X (65536 - (RCAP2H, RCAP2L)))

Where: (RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. Under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers. Table 13 shows commonly used baud rates and how they can be obtained from Timer 2.

6.5.5 SUMMARY OF BAUD RATE EQUATIONS

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2(P1.0) the baud rate is:

Baud Rate = Timer 2 Overflow Rate / 16

If Timer 2 is being clocked internally, the baud rate is:

Baud Rate = f_{OSC} / (16 x (65536 - (RCAP2H, RCAP2L)))

Where f_{OSC} = Oscillator Frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

RCAP2H, RCAP2L = $65536 - f_{OSC} / (16 \times Baud Rate)$

Table 13: Timer 2 Generated Commonly Used Baud Rates

Baud Rate	Osc Freq	Tim	ner 2
		RCAP2H	RCAP2L
750K	12MHz	FF	FF
19.2K	12MHz	FF	D9
9.6K	12MHz	FF	B2
4.8K	12MHz	FF	64
2.4K	12MHz	FE	C8
600	12MHz	FB	1E
220	12MHz	F2	AF
600	6MHz	FD	8F
220	6MHz	F9	57

6.6 UARTS

The P87C51Mx2 includes two enhanced UARTs with one independent Baud Rate Generator. They are compatible with the enhanced UART based on the 8xC51Rx+ except the baud rate generator. The first UART (UART 0) can select Timer 1 overflow, Timer 2 overflow or the independent Baud Rate Generator. The second UART (UART 1) uses the independent Baud Rate Generator only to generate its baud rate. Besides the baud rate generation, enhancements over the standard 80C51 UART include Framing Error detection, automatic address recognition, selectable double buffering and several interrupt options. The two UARTs are called UART 0 and 1 to correspond to the serial port assignments.

Each serial port can be operated in one of 4 modes:

6.6.1 MODE 0

Serial data enters and exits through RxD_n. TxD_n outputs the shift clock. Only 8 bits are transmitted or received, LSB first. The baud rate is fixed at 1/6 of the CPU clock frequency. UART configured to operate in this mode outputs serial clock on TxD line no matter wether it sends or receives data on RxD line.

6.6.2 MODE 1

10 bits are transmitted (through TxD) or received (through RxD): a start bit (logical 0), 8 data bits (LSB first), and a stop bit (logical 1). When data is received, the stop bit is stored in RB8_0/RB8_1 in Special Function Register S0CON/S1CON. For UART 0, the

P89C669 User Manual

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

baud rate is variable and is determined by the Timer 1/2 (see T2CON.5-4) overflow rate or the Baud Rate Generator (described later in section on "Baud Rate Generator and Selection"). The Baud Rate Generator is the only source for baud rate for UART 1.

6.6.3 MODE 2

11 bits are transmitted (through TxD) or received (through RxD): start bit (logical 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logical 1). When data is transmitted, the 9th data bit (TB8_n in SnCON) can be assigned the value of 0 or (e.g. the parity bit (P, in the PSW) could be moved into TB8_n). When data is received, the 9th data bit goes into RB8_n in Special Function Register S0CON/S1CON, while the stop bit is ignored. For UART 0, the baud rate is programmable to either 1/16 or 1/32 of the CPU clock frequency, as determined by the SMOD1 bit in PCON. For UART 1, the baud rate is from the Baud Rate Generator.

6.6.4 MODE 3

11 bits are transmitted (through TxD) or received (through RxD): a start bit (logical 0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (logical 1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. For UART 0, the baud rate in Mode 3 is variable and is determined by the Timer 1/2 (see T2CON.5-4) overflow rate or the Baud Rate Generator (described later in section on "Baud Rate Generator and Selection"). Baud Rate Generator is the only source for baud rate for UART 1.

In all four modes, transmission is initiated by any instruction that uses S0BUF/S1BUF as a destination register. Reception is initiated in Mode 0 by the condition $RI_0/RI_1 = 0$ and $REN_0/REN_1 = 1$. In all other modes reception is initiated by the incoming start bit if REN_0/REN_1 = 1.

6.6.5 SFR AND EXTENDED SFR SPACES

The regular UART 0 SFRs and control bits are in the regular SFR space. However, extended control and UART 1 registers are in the MX extended SFR space.

Register	Description	SFR Location	MX Extended SFR Location		
PCON	Power Control	87H			
T2CON	Timer2 Control	Control C8H			
SOCON	Serial Port 0 Control	98H			
S0BUF	Serial Port 0 Data Buffer	99H			
S0ADDR	Serial Port 0 Address	A9H			
S0ADEN	Serial Port 0 Address Enable	В9Н			
S0STAT	Serial Port 0 Status		8CH		
S1CON	Serial Port 1 Control	ial Port 1 Control			
S1BUF	Serial Port 1 Data Buffer		81H		
S1ADDR	Serial Port 1 Address		82H		
S1ADEN	Serial Port 1 Address Enable		83H		
S1STAT	Serial Port 1 Status		84H		
BRGR1	Baud Rate Generator Rate High Byte		87H		
BRGR0	Baud Rate Generator Rate Low Byte		86H		
BRGCON	Baud Rate Generator Control		85H		

Table 14: SFR/Extended SFR Locations for UARTs.

P89C669 User Manual

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

6.6.6 BAUD RATE GENERATOR AND SELECTION

The P87C51Mx2 enhanced UARTs have one associated independent Baud Rate Generator. Baud rate generator implemented in P87C51Mx2 family of microcontrollers is the device that easily produces desired baud rate with higher resolution than it could be achieved with standard timers sourcing clocks for UARTs.

The baud rate is determined by a baud-rate preprogrammed into the BRGR1 and BRGR0 SFRs in the extended SFR space. BRGR1.7-0 and BRGR0.7-0 together form a 16-bit baud rate divisor value (BRATE15-0) that works in a similar manner as Timer 1/2. If the baud rate generator is used, Timer 1/2 can be used for other timing functions.

UART 0 can use either Timer 1/2 (see T2CON.5-4) or the baud rate generator output (as determined by BRGCON.1-0 in the extended SFR space), while UART 1 uses only the baud rate generator. Note that in UART 0, Timer 1 is further divided by 2 if the SMOD1 bit (PCON.7) is cleared. Timer 2 (for UART 0) and the independent Baud Rate Generator (for both UARTs) will be used as is, without the divided by 2 option (see Figure 42).

UART 0 can have different baud rates for transmission and reception of data. In such application, one of the clocks must be based on Timer 1 while the second clock is derived from either Timer 2 or Baud rate generator. It is not possible to have Timer 2 and Baud rate generator supplying different baud rates at the same time for UART 0 (see Table 15 and Figure 42).




Figure 39: BRGR0 Register




Figure 40: BRGR1 Register

Updating the BRGR1 and BRGR0 SFRs. The effective baud rate is a 16-bit value. The baud rate SFRs, BRGR1 and BRGR0 must only be loaded when the Baud Rate Generator is disabled (the BRGEN bit in the BRGCON register is '0'). This avoids the loading of an interim value (when only one of BRGR1 and BRGR0 is written) to the baud rate generator. **(CAUTION: If any of BRGR0 or BRGR1 is written if BRGEN = 1, result is unpredictable.)**

S0CON.7 (SM0_0)	S0CON.6 (SM1_0)	T2CON.5/4 (RCLK - Receive TCLK - Transmit)	PCON.7 (SMOD1)	BRGCON.1 (S0BRGS)	Receive/Transmit Baud Rate for UART 0	Number of data bits in transfer	
0	0	X	Х	Χ	f _{OSC} /6	8	
		0	0	Χ	T1_rate/32 [*]		
0	1	0	1	Χ	T1_rate/16 [*]	8	
U	1	1	Х	0	T2_rate/16 [*]	O	
		1	Х	1	f _{OSC} /(BRATE+16)*		
1	0	X	0	Χ	f _{OSC} /32	0.4	
1	0	Х	1	Χ	f _{OSC} /16	8+1	
		0	0	Χ	T1_rate/32 [*]		
1	1	0	1	Χ	T1_rate/16 [*]	0.4	
'	ı	1	Х	0	T2_rate/16 [*]	8+1	
		1	Х	1	f _{OSC} /(BRATE+16)*		

Table 15: Baud Rate Generation for UART 0. Use T2CON.5 (RCLK) in Receive Baud Rate Selection, T2CON.4 (TCLK) in Transmit Baud Rate Selection

S1CON.7 (SM0_1)	S1CON.6 (SM1_1)	Baud Rate for UART 1	Number of data bits in transfer
0	0	f _{OSC} /6	8
0	1	f _{OSC} /(BRATE+16) [*]	8
1	0	f _{OSC} /(BRATE+16) [*]	8+1
1	1	f _{OSC} /(BRATE+16) [*]	8+1
		*UART 1 has the same receive and transmit baud rate.	

Table 16: Baud Rate Generation for UART 1.

BRGCON Address: 85h (MX Extended SFR Space)										
Not bit addressa	Not bit addressable		6	5	4	3	2	1	0	
Reset Value: 00)h	-	-	-	-	-	-	S0BRGS	BRGEN	
BIT	SYMBOL	FUNCTION	FUNCTION							
BRGCON.7-2	-	Reserved for	future use	e. Should b	pe set to 0	by user pr	rograms.			
BRGCON.1	S0BRGS	•	(For UART 0 only) Used in combination with the RCLK and TCLK in deciding the receive and transmit baud rates to UART 0 in modes 1 & 3 (see Table 15 for details).							
BRGCON.0	BRGEN		0: Disable Baud Rate Generator; 1: Enable Baud Rate Generator. Baud rate SFRs (BRGR1 and BRGR0) can only be written when BRGEN is '0'.							

Figure 41: BRGCON Register




Figure 42: Baud Rate Generations for UART 0 (Modes 1, 3) and UART 1 (Modes 1, 2, 3)

SnCON	S0CON: Address: 98	sh (Conventional S	SFR Sp	ace)						
;	S1CON: Address: 80	h (MX Extended S	SFR Sp	ace)						
Bit address	able	7	6	5	4	3	2	1	0	
Reset Value	e: 00h	SMO_n/FE_n S	M1_n	SM2_n	REN_n	TB8_n	RB8_n	TI_n	RI_n	
BIT	SYMBOL	FUNCTION								
SnCON.7	SM0_n/FE_n	The usage of this bit is determined by SMOD0 in the PCON register. If SMOD0 = 0, this bit is SM0_n, which with SM1_n, defines the serial port mode. If SMOD0 = 1, this bit is FE_n (Framing Error). FE _n is set by the receiver when an invalid stop bit is detected. Once set, this bit cannot be cleared by valid frames but can only be cleared by software. (Note: It is recommended to set up UART mode bits SM0_n and SM1_n before setting SMOD0 to '1'.)								
SnCON. 6	SM1_n	With SM0_n, de	With SM0_n, defines the serial port mode (see table below).							
	<u>SM0 n, SM1 n</u>	UART Mode	<u>UAR</u>	T 0 Baud F	Rate	<u>L</u>	IART 1 Bau	ıd Rate		
	0 0	0: shift register	CPU	clock/6		C	CPU clock/6			
	0 1	1: 8-bit UART	Varia	ble (see T	able 15)	В	aud Rate G	Generator	(see Table 16	
	1 0	2: 9-bit UART	CPU	clock/32 c	r CPU clo	ck/16 E	aud Rate G	Generator (see Table 16)		
	1 1	3: 9-bit UART	Varia	ble (see T	able 15)	В	aud Rate G	Senerator	(see Table 16	
SnCON.5	SM2_n	Enables the mul SM2_n is set to In Mode 1, if SM In Mode 0, SM2	1, then 2_n = 1	RI_n will n then RI_r	ot be activ	ated if the	e received 9	oth data bi	t (RB8_n) is 0	
SnCON.4	REN_n	Enables serial re reception.	eception	n. Set by so	oftware to e	enable re	ception. Cle	ar by softv	vare to disabl	
SnCON.3	TB8_n	The 9th data bit desired.	that wi	ll be transr	mitted in M	odes 2 a	nd 3. Set or	clear by s	software as	
SnCON.2	RB8_n	In Modes 2 and the stop bit that						1, it SM2_	n=0, RB8_n i	
SnCON.1	TI_n	Transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or at the the stop bit (see description of INTLO_n bit in SnSTAT register) in the other modes, in any serial transmission. Must be cleared by software.								
SnCON.0	RI_n	Receive interrup approximately h SMOD0 = 0, it is the middle of the	alfway set nea	through the	e stop bit t lle of the 9t	ime in Mo th data bit	ode 1. For N (bit 8); if SN	Mode 2 or MOD0 = 1,	Mode 3, if it is set nearl	

Figure 43: Serial Port Control Register (SnCON)

6.6.7 FRAMING ERROR

Framing error (FE_n) is reported in the status register (SnSTAT). In addition, if SMOD0 (PCON.6) is 1, framing errors for UARTs 0 and 1 can be made available to the S0CON.7 and S1CON.7 respectively. If SMOD0 is 0, S0CON.7 and S1CON.7 are SM0 for UARTs 0 and 1 respectively. It is recommended that SM0_n and SM1_n (SnCON.7-6) are set up before SMOD0 is set to '1'.

It should also be noted that a break detect (setting of BR_n) also sets FE_n.

P89C669 User Manual

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

6.6.8 STATUS REGISTER

Each of the enhanced UARTs contains a status register. The status register also contains some control bits:

- DBMOD_n (n = 0, 1) The enhanced UART includes double buffering. In order to be compatible with existing 80C51 devices, this bit is reset to '0' to disable double buffering.
- INTLO_n For modes 1, 2 and 3, the UART allows Tx interrupt to occur at the beginning or at the end of the STOP bit. This bit is reset to '0' to select Tx interrupt to be issued at the beginning of the STOP bit. Note that in the case of single buffering, if Tx interrupt occurs at the end of a STOP bit, a gap may exist before the next start bit. For UART mode 0, this bit must be cleared to '0'.
- CIDIS_n (n = 0, 1) The UART can issue combined Tx/Rx interrupt (conventional 80C51 UART) or have separate Tx and Rx interrupts. This bit is reset to '0' to select combined interrupt.
- DBISEL_n (n = 0, 1) This bit is used only when the corresponding DBMOD_n = 1. If DBMOD_n = 0, this bit must be cleared to '0' for future compatibility. This bit controls the number of interrupts that can occur when double buffering is enabled. If '0', the number of Tx interrupts must be the same as the number of characters sent. If '1', an additional interrupt is sent at the beginning (INTLO_n = 0) or the end (INTLO_n = 1) of the STOP bit when there is no more data in the double buffer. This last interrupt can be used to indicate that all transmit operations are over.
- STINT_n (n = 0,1) If '1', FE_n, BR_n and OE_n can cause interrupt (refer to Figure 44).

Bits DBMOD_n and DBISEL_n are discussed further in section "Double Buffering". INTLO_n behaves in the same manner regardless of single of double buffering, but the first interrupt occurs different. This topic is also covered in section "Double Buffering". CIDIS_n is not related to double buffering.

SnSTAT S0	STAT: Address: 8	8Ch (MX Extended SFR Space)						
S1	STAT: Address: 8	84h (MX Extended SFR Space)						
Not bit addres	sable	7 6 5 4 3 2 1 0						
Reset Value:	00h	DBMOD_n INTLO_n CIDIS_n DBISEL_n FE_n BR_n OE_n STINT_n						
BIT	SYMBOL	FUNCTION						
SnSTAT.7	DBMOD_n	0: Double buffering disabled; 1: Double buffering enabled.						
SnSTAT. 6	INTLO_n	Transmit interrupt position for UART mode 1, 2 or 3. 0: Tx interrupt is issued at the beginning of stop bit; 1: Tx interrupt is issued at end of stop bit. Must be '0' for mode 0.						
SnSTAT.5	CIDIS_n	0: Combined Tx/Rx interrupt for Serial Port n; 1: Rx and Tx interrupts are separate.						
SnSTAT.4	DBISEL_n	Double buffering transmit interrupt select - used only if double buffering is enabled (DBMOD_n set to '1'), must be '0' when double buffering is disabled:						
		0: There is only one transmit interrupt generated per character written to SnBUF.						
		 One transmit interrupt is generated after each character written to SnBUF, and the is also one more transmit interrupt generated at the STOP bit of the last characte sent (i.e., no more data in the buffer). 						
		Note that except for the first character written (when buffer is empty), the location of the transmit interrupt is determined by INTLO_n. When the first character is written, the transmit interrupt is generated immediately after the SnBUF is written.						
SnSTAT.3	FE_n	Framing Error flag is set when the receiver fails to see a valid STOP bit at the end of the frame. It is also set with BR_n if a break is detected. Must be cleared by software.						
SnSTAT.2	BR_n	Break Detect flag is set if a character is received with all bits (including STOP bit) being logic '0'. Thus it gives a "Start of Break Detect" on bit 8 for Mode 1 and bit 9 for Modes 2 and 3. The break detect feature operates independently of the UARTs and provides the START of Break Detect status bit that a user program may poll. Cleared by software.						
SnSTAT.1	OE_n	Overrun Error flag is set if a new character is received in the receiver buffer while it is still full, i.e., when bit 8 of a new byte is received while RI in SnCON is still set. If an overrun occurs, SnBUF retains the old data and the new character received is lost. Cleared by software.						
SnSTAT.0	STINT_n	Status Interrupt Enable:						
		0: FE_n, BR_n, OE_n cannot cause any interrupt.						
		 FE_n, BR_n, OE_n can cause interrupt. The interrupt used is shared with RI_n (CIDIS_n = 1) or combined TI_n/RI_n (CIDIS_n = 0). 						

Figure 44: Serial Port Status Register (SnSTAT)

6.6.9 MORE ABOUT UART MODE 1

Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-by-16 counter is immediately reset to align its rollovers with the boundaries of the incoming bit times.

The 16 states of the counter divide each bit time into 16ths. At the 7th, 8th, and 9th counter states of each bit time, the bit detector samples the value of RxD. The value accepted is the value that was seen in at least 2 of the 3 samples. This is done for noise rejection. If the value accepted during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for another 1-to-0 transition. This is to provide rejection of false start bits. If the start bit proves valid, it is shifted into the input shift register, and reception of the rest of the frame will proceed.

The signal to load SBUF and RB8 (RB8_0 for UART 0 or RB8_1 for UART 1), and to set RI (RI_0 for UART 0 or RI_1 for UART 1), will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated: (a) RI = 0, and (b) Either SM2 (SM2_0 for UART 0 or SM2_1 for UART 1) = 0, or the received stop bit = 1.

If either of these two conditions is not met, the received frame is irretrievably lost. If both conditions are met, the stop bit goes into RB8, the 8 data bits go into SBUF, and RI is activated.

6.6.10 MORE ABOUT UART MODES 2 AND 3

Reception is performed in the same manner as in mode 1.

The signal to load SBUF and RB8, and to set RI, will be generated if, and only if, the following conditions are met at the time the final shift pulse is generated: (a) RI = 0, and (b) Either SM2 = 0, or the received 9th data bit = 1.

If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. If both conditions are met, the received 9th data bit goes into RB8, and the first 8 data bits go into SBUF.

6.6.11 EXAMPLES OF UART DATA TRANSFER USING DIFFERENT MODES

Figures 45 to 47 show how single byte is transmitted over UART depending on the chosen mode Double buffering was not used in modes 1, 2 and 3.




Figure 45: Serial Port Mode 0 (Only Single Transmit Buffering Case Is Shown)




Figure 46: Serial Port Mode 1 (Only Single Transmit Buffering Case Is Shown)




Figure 47: Serial Port Mode 2 or 3 (Only Single Transmit Buffering Case Is Shown)

6.6.12 DOUBLE BUFFERING

When double buffering is enabled, UART temporarily stores in the buffer register the latest data written to SnBUF, while the current character is still being shifted out of the transmit shift register. The advantage of double buffering is utilized in applications where string of characters with only a single Stop Bit between them is about to be transmitted. In order to accomplish this original 80C51 UART would load the next character while the Stop Bit of the previous character was being sent.

Double buffering allows the next character to be loaded at any time from the beginning of the Start bit to the end of the Stop Bit of the previous character (i.e. anytime while the previous data is being shifted out).

Double buffering is enabled by setting the DBMOD_n (SnSTAT.7) SFR bit to '1'. If double buffering is disabled (DBMOD_n = 0), the P87C51Mx2's UART is fully compatible with the conventional 80C51 UART.

6.6.13 TRANSMIT INTERRUPTS WITH DOUBLE BUFFERING

Without double buffering the transmit interrupt can be selected to occur at either the beginning or the end of the Stop Bit. The purpose of the interrupt is to let the user program know when the UART can accept another character. As a result, the timing of the interrupt has been changed when double buffering is enabled.

When double buffering is enabled, an interrupt is generated each time data is transferred from the buffer register to the transmit shift register. Thus if the UART transmitter is idle (transmit shift register is empty), an interrupt will be generated as soon as the buffer register is loaded since this data will immediately be transferred into the transmit shift register. If the UART is transmitting a character when the buffer register is loaded, an interrupt will not occur until the beginning/end of the Stop Bit of the currently sent character (specified by INTLO_n bit in SnSTAT).

Note that if the buffer is loaded anytime before the end of the Stop Bit, characters will be transmitted without extra Stop Bit time. Also if a character is loaded into the buffer during the stop bit, the interrupt will occur when the buffer is loaded.

If DBISEL_n = 0, an interrupt occurs only when data is transferred from the buffer register to the transmit shift register: This way each character generates a single interrupt. UART's behavior is identical if DBISEL_n = 1, as long as the stop bit in the transmit shift register and empty buffer register situation is not reached (i.e. the buffer register must be continuously filled to avoid this).

If $DBISEL_n = 1$ and $INTLO_n = 1$, an interrupt will occur at the end of the Stop Bit of the last character sent from the serial shift register if the buffer register is empty. If $DBISEL_n = 1$ and $INTLO_n = 0$, an interrupt will be generated at the beginning of the Stop Bit of the last character sent from the serial shift register if the transmit buffer register is empty.

Note that in this case if the transmit buffer is loaded before the end of the stop bit another interrupt will be generated and the UART will transmit this new character without lengthening the Stop Bit.




Figure 48: Transmission with and without Double Buffering (8-Bit Case)

6.6.14 THE 9TH BIT (BIT 8) IN DOUBLE BUFFERING

If double buffering is disabled and 9 bit of data are to be transmitted, bit TB8_n MUST be loaded before write access to SnBUF is performed, since write to SnBUF results in loading of all 9 transfer data bits into UART's shift register.

If double buffering is enabled, TB8_n MUST be updated before SnBUF is written, as TB8_n will be double-buffered together with SnBUF data. The operation described in the section "Transmit Interrupts with Double Buffering" becomes as follows:

- 1. The double buffer is empty initially.
- 2. The CPU writes to TB8.
- 3. The CPU writes to SnBUF.
- 4. The SnBUF/TB8 data is loaded to the shift register and a Tx interrupt is generated immediately.
- 5. If there is more data, go to 7, else continue on 6.
- 6. If there is no more data, then:
 - If DBISEL_n is '0', no more interrupt will occur.
 - If DBISEL_n is '1' and INTLO_n is '0', a Tx interrupt will occur at the beginning of the STOP bit of the data currently in the shift register (which is also the last data).
 - If DBISEL_n is '1' and INTLO_n is '1' (UART mode 1, 2 or 3), a Tx interrupt will occur at the end of the STOP bit of the data currently in the shift register (which is also the last data).
- 7. If there is more data, the CPU writes to TB8 again.
- 8. The CPU writes to SnBUF again. Then:
 - If INTLO_n is '0', the new data will be loaded and a Tx interrupt will occur at the beginning of the STOP bit of the data currently in the shift register.
 - If INTLO_n is '1' (UART mode 1, 2 or 3 only), the new data will be loaded and a Tx interrupt will occur at the end of the STOP bit of the data currently in the shift register.

Go to 4

Note that if DBISEL_n is '1' and when the CPU is writing to SnBUF about the same time the STOP bit of the last data is shifted out, there can be an uncertainty of whether a Tx interrupt is generated already with the UART not knowing whether there is any more data following.

6.6.15 MULTIPROCESSOR COMMUNICATIONS

UART modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received or transmitted. When data is received, the 9th bit is stored in RB8_n. The UART can be programmed so that when the stop bit is received, the serial port interrupt will be activated only if RB8_n = 1. This feature is enabled by setting bit SM2_n in SnCON. One way to use this feature in multiprocessor systems is as follows:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in a way that the 9th bit is 1 in an address byte and 0 in the data byte. With SM2_n = 1, no slave will be interrupted by a data byte, i.e. the received 9th bit is 0. However, an address byte having the 9th bit set to 1 will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed or not. The addressed slave will clear its SM2_n bit and prepare to receive the data (still 9 bits long) that follow. The slaves that weren't being addressed leave their SM2_n bits set and go on about their business, ignoring the subsequent data bytes.

SM2_n has no effect in Mode 0, and in Mode 1 can be used to check the validity of the stop bit, although this is better done with the Framing Error flag. When UART receives data in mode 1 and SM2_n = 1, the receive interrupt will not be activated unless a valid stop bit is received.

6.6.16 AUTOMATIC ADDRESS RECOGNITION

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled for UARTn by setting the SM2_n bit in SnCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI_n) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two Special

Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to be used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "Given" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others.

MX2 part uses schemes presented in Figure 49 to determine if an "Given" or "Broadcast" address has been received or not.




Figure 49: Schemes used by P87C51Mx2 UARTs to detect "Given" and "Broadcast" addresses when multiprocessor communications is enabled

The following examples will help to show the versatility of this scheme:

Slave 0 SADDR = 1100 0000 SADEN = 1111 1101 Given = 1100 00X0 Slave 1 SADDR = 1100 0000 SADEN = 1111 1110 Given = 1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

P89C669 User Manual

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

```
Slave 0 SADDR = 1110 0000

SADEN = 1111 1001

Given = 1110 0XX0

Slave 1 SADDR = 1110 0000

SADEN = 1111 1010

Given = 1110 0X0X

Slave 2 SADDR = 1110 0000

SADEN = 1111 1100

Given = 1110 0XX
```

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary to make bit 2 = 1 to exclude slave 2. The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are treated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal. Upon reset SADDR and SADEN are loaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". This effectively disables the Automatic Addressing mode and allows the microcontroller to use standard UART drivers which do not make use of this feature.

6.7 I²C SERIAL INTERFACE

I²C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus, and it has the following features:

- · Bidirectional data transfer between masters and slaves
- Multimaster bus (no central master)
- · Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- · Serial clock synchronization allows devices with different bit rates to communicate via one serial bus
- · Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer
- The I²C bus may be used for test and diagnostic purposes

A typical I^2C bus configuration is shown in Figure 50. Depending on the state of the direction bit (R/W), two types of data transfers are possible on the I^2C bus:

- Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte.
- Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. Next follows the data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a "not acknowledge" is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the I²C bus will not be released.

This device provides a byte oriented I²C interface. It has four operation modes: master transmitter mode, master receiver mode, slave transmitter mode and slave receiver mode, the detail will be discussed in the following.




Figure 50: I²C bus configuration

The CPU interfaces with I²C bus through six Special Function Registers (SFRs): I2CON (I²C Control Register), I2DAT(I²C Data Register), I2STAT (I²C Status Register), I2ADR(I²C Slave Address Register), I2SCLH(SCL Duty Cycle Register High Byte), and I2SCLL(SCL Duty Cycle Register Low Byte).

6.7.1 I²C DATA REGISTER

The I2DAT register contains the data to be transmitted or the data just been received. The CPU can read and write to this 8-bit register while it is not in the process of shifting a byte. That means you can only access this register when SI bit is set. Data in I2DAT remains stable as long as SI bit is set. Data in I2DAT is always shifted from right to left: the first bit to be transmitted is the MSB(bit 7), and after a byte has been received, the first bit of received data is located at the MSB of I2DAT




Figure 51: I²C Data Register

6.7.2 I²C SLAVE ADDRESS REGISTER

I2ADR register is readable and writable, and is only used when the I²C is set to slave mode. In master mode, this register has no effect. The LSB of I2ADR is general call bit. When this bit is set, the general call address (00h) is recognized.

Not bit addressable Reset Source(s): Any reset Reset Value: 00000000B BIT SYMBOL I2ADR.6, 0 7 6 5 4 3 2 1 0 I2ADR.6 I2ADR.5 I2ADR.4 I2ADR.3 I2ADR.2 I2ADR.1 I2ADR.0 GC FUNCTION 7 bit own slave address. When in master mode, the contents of this register has n							
Reset Source(s): Any reset Reset Value: 00000000B BIT SYMBOL FUNCTION I2ADR.5 I2ADR.4 I2ADR.3 I2ADR.2 I2ADR.1 I2ADR.0 GC							
BIT SYMBOL FUNCTION	_						
I2ADR7, 1 I2ADR.6, 0 7 bit own slave address. When in master mode, the contents of this register has n	FUNCTION						
, , , , , , , , , , , , , , , , , , , ,	7 bit own slave address. When in master mode, the contents of this register has no effect						
I2ADR7.0 GC General call bit. When set, the general call address (00H) is recognized, otherwis ignored.	General call bit. When set, the general call address (00H) is recognized, otherwise it is ignored.						

Figure 52: I²C Slave Address Register

6.7.3 I²C CONTROL REGISTER

The CPU can read and write this register. There are two bits affected by hardware: SI bit and STO bit. SI bit is set by hardware and STO bit is cleared by hardware.

CRSEL determines the SCL frequency when the I^2C is in master mode, in slave mode this bit is ignored and will automatically synchronize with any clock frequency up to 400kHz from master I^2C device. When CRSEL = 1, I^2C uses Timer1 overflow rate divided by 2 for I^2C clock rate. Timer 1 is in 8 bit auto-reload mode (Mode 2).

Data rate of I^2C = Timer overflow rate / 2 = fosc / (8*(256-reload value)),

If $f_{osc} = 12$ MHz, reload value is 0 - 255, so I^2 C data rate range is 5.86 - 1500kbits/sec. (Note: To run the I^2 C at a rate not to exceed 1Mbits/sec, at fosc = 12MHz, the smallest reload value is 254, which will result in a data rate of 750Kbits/sec.)

When CRSEL = 0, I^2 C uses internal clock generator based on the value of I2SCLL and I2CSCLH register. The duty cycle does not need to be 50%. STA bit is START flag. Setting this bit causes I^2 C entering master mode and transmitting a START condition or transmitting a repeated START condition when it is already in master mode. STO bit is STOP flag. Setting this bit causes I^2 C transmitting a STOP condition in master mode, or recovering from an error condition in slave mode. If the STA and STO are both set, then a STOP condition is transmitted to the I^2 C bus if it is in master mode, and transmits a START condition after. If it is in slave mode, an internal STOP condition will be generated, but is not transmitted to the bus.

Bit addressab	le	7	6	5	4	3	2	1	0
Reset Source	(s): Any reset	-	I2EN	STA	STO	SI	AA	-	CRSEL
Reset Value: x00000x0B									
BIT	SYMBOL	FUNCTION							
I2CON.7	-	Reserved for future use. Should not be set to 1 by user programs.							
I2CON.6	I2EN	I ² C Interface Enable. When clear, I ² C function is disabled, P1.7/SDA and P1.6/SCL cabe used as general I/O. When set, enable I ² C function.							
I2CON.5	STA	The Start Flag. STA = 1: the I ² C enters master mode, checks the bus and generates a START condition if the bus is free. If the bus is not free, it waits for a STOP condition (which will free the bus) and generates a START condition after a delay of a half clock period of the internal clock generator. When I ² C is already in master mode and some dat are transmitted or received, it transmits a repeated START condition. STA may be set any time, it may also be set when I ² C is in an addressed slave mode. STA = 0: no START condition or repeated START condition will be generated.							
10CON 4	CTO								
I2CON.4	STO	The STOP Flag. STO = 1: In master mode, a STOP condition is transmitted to the I^2C but When the bus detected the STOP condition, it will clear STO bit automatically.							
In slave mode, setting this bit can recover from an error concondition is transmitted to the bus. The hardware behaves been received and it switches to "not addressed" slave received by hardware automatically.						aves as if a	a STOP	condition has	
I2CON.3	SI	I ² C Interrupt Flag. This bit is set when one of the 25 possible I ² C states is entered. Typically, the I ² C interrupt should only be used to indicate a start condition at an idle sla device, or a stop condition at an idle master device (if it is waiting to use the I ² C bus).							
		When EA bit bit is cleared					errupt is red	quested v	when SI=1. T
I2CON.2	AA	The Assert A returned duri							
		(1)The "own received whi while the I ² C I ² C is in the a	le the generic is in the n	eral call bi	t(GC) in I2/ eiver mode	ADR is se	t. (3) A data	a byte ha	s been receiv
		When set to acknowledge been received whi	e clock pul	se on the S e I ² C is in	SCL line or the master	the follow receiver i	ving situati mode. (2) A	ons: (1)	A data byte h
I2CON.1	-	Reserved for	future use	e. Should	not be set t	to 1 by us	er program	S.	
I2CON.0	CRSEL	SCL clock se 0: Internal S0							

Figure 53: I²C Control Register

6.7.4 I²C STATUS REGISTER

This is a read-only register. It contains the status code of I^2C . The least three bits are always 0. There are 26 possible status codes. When the code is F8H, there is no relevant information available and SI bit is not set. All other 25 status codes correspond to defined I^2C states. When any of these states is entered, SI bit will be set. Refer to Table 18 to Table 21 for details.

P89C669 User Manual

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM




Figure 54: I²C Status Register

6.7.5 I²C SCL DUTY CYCLE REGISTER I2SCLH AND I2SCLL

When internal SCL generator is selected for I^2C interface by setting CRSEL = 0 in I2CON register, user must set values for register SCLL and SCLH to select properiate data rate. I2SCLH defines the number of fosc cycles for SCL = high, I2SCLL defines the number of fosc cycles for SCL = low. The frequency is determined by the following formula:

Bit Frequency = f_{osc} / (I2SCLH + I2SCLL))

Where fosc is the oscillator frequency.

The values for I2SCLL and I2SCLH don't have to be the same, user can give different duty cycle's SCL by setting these two register. But the value of the register must ensure that the data rate is in the I^2C data rate range of 0 - 400kHz. So the value of I2SCLL and I2SCLH has some restrictions, values for both registers greater than 3 are recommended.


Table 17: I²C clock rates selection

		Bit Data Rate (kbits/sec) At f _{OSC}						
I2SCLL + I2SCLH	CRSEL	24MHz	12MHz	6MHz				
15	0	-	-	400				
25	0	ı	ı	240				
30	0	-	400	200				
50	0	-	240	120				
60	0	400	200	100				
100	0	240	120	60				
150	0	160	80	40				
200	0	120	60	30				
250	0	96	48	24				
-	1	23.4 - 6000Kbps timer1 in mode 2		5.86 - 1500Kbps timer1 in mode 2				

I²C operation modes are described in following chapters.

6.7.6 MASTER TRANSMITTER MODE

In this mode data are transmitted from master to slave. Before the master transmitter mode can be entered, I2CON must be initialized as follows:



CRSEL defines the bit rate. I2EN must be set to 1 to enable I²C function. If the AA bit is 0, it will not acknowledge its own slave address or the general call address in the event of another device becoming master of the bus, so it can not enter slave mode. STA, STO and SI bit must be set to 0.

The first byte transmitted contains the slave address of the receiving device (7 bits) and the data direction bit. In this case the data direction bit (R/W) will be logic 0 which means Write. Thus the first byte transmitted is SLA+W. Data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

I²C will enter master transmitter mode by setting STA bit. The I²C logic will send the START condition as soon as the bus is free. After the START condition is transmitted, SI bit is set, and the status code in I2STAT should be 08h. This status code must be used to vector to an interrupt service routine where the user should load slave address to I2DAT (Data Register) and data direction bit (SLA+W). The SI bit must be cleared before the data transfer can continue.

When the slave address and R/W bit have been transmitted and an acknowledgment bit has been received, the SI bit is set again, and the possible status code now is 18h, 20h, or 38h for the master mode and also 68h, 78h, or 0B0h if the slave mode was enabled (setting AA = Logic 1). The appropriate action to be taken for each of these status codes is shown in Table 18.




Figure 55: Format in the master transmitter mode

6.7.7 MASTER RECEIVER MODE

In the master receiver mode, the data are received from a slave transmitter. The transfer initialized as the same as in the master transmitter mode. When the START condition has been transmitted, the interrupt service routine must load the slave address and the data direction bit to I²C Data Register (I2DAT). The SI bit must be cleared before the data transfer can continue.

When the slave address and data direction bit have been transmitted and an acknowledge bit has been received, the SI bit is set, and the Status Register will show the status code. For master mode, the possible status code are 40H, 48H, or 38H. For slave mode, the possible status code are 68H, 78H, or B0H. Refer to Table 19 for details.




Figure 56: Format of master receiver mode

After a repeated START condition, I²C may switch to the master transmitter mode.





Figure 57: A master receiver switch to master transmitter after sending repeated START

6.7.8 SLAVE RECEIVER MODE

In the slave receiver mode, data bytes are received from a master transmitter. To initialize the slave receiver mode, user should write the Slave Address Register (I2ADR) and the I²C Control Register (I2CON) should be configured as follows:



80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

CRSEL are not used for slave mode. I2EN must be set to 1 to enable I²C function. AA bit must be set to 1 to acknowledge its own slave address or the general call address. STA, STO and SI are set to 0.

After I2ADR and I2CON are initialized, it will wait until it is addressed by its own address or general address followed by the data direction bit which is 0(W). If the direction bit is 1-R, it will enter slave transmitter mode. After the address and direction bit have been received, the SI bit is set and a valid status code can be read from the Status Register(I2STAT). Refer to Table 20 for the status codes and actions.




Figure 58: Format of slave receiver mode

6.7.9 SLAVE TRANSMITTER MODE

The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted via P1.7/SDA while the serial clock is input through P1.6/SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer. In a given application, I²C may operate as a master and as a slave. In the slave mode, the I²C hardware looks for its own slave address and the general call address. If one of these addresses is detected, an interrupt is requested. When the microcontrollers wishes to become the bus master, the hardware waits until the bus is free before the master mode is entered so that a possible slave action is not interrupted. If bus arbitration is lost in the master mode, I²C switches to the slave mode immediately and can detect its own slave address in the same serial transfer.




Figure 59: Format of slave transmitter mode




Figure 60: I²C Bus Serial Interface Block Diagram

Table 18: Master Transmitter Mode

STATUS	STATUS OF THE	APPLICATOPN	SOFTV	VARE F	RESPO	NSE	NEXT ACTION TAKEN BY I2C
CODE (I2STAT)	I2C BUS HARDWARE	TO/FROM I2DAT		TO 12	CON		HARDWARE
			STA	ST0	SI	AA	
08H	A START condition has been transmitted	Load SLA+W	x	0	0	х	SLA+W will be transmitted; ACK bit will be received
10H	A repeat START condition has been transmitted	Load SLA+W or Load SLA+R	Х	0	0	х	As above SLA+W will be transmitted; I2C will be switches to master receiver mode
18h	SLA+W has been	Load data byte or	0	0	0	х	Data byte will be transmitted; ACK bit will be received
	transmitted; ACK	no I2DAT action or	1	0	0	х	Repeated START will be transmitted;
	has been received	no I2DAT action or	0	1	0	х	STOP condition will be transmitted; STO flag will be reset
		no I2DAT action	1	1	0	Х	STOP condition followed by a START condition will be transmitted; STO flag will be reset
20h	SLA+W has been transmitted;	Load data byte or	0	0	0	х	Data byte will be transmitted; ACK bit will be received
	NOT-ACK has been	no I2DAT action or	1	0	0	х	Repeated START will be transmitted;
	received	no I2DAT action or	0	1	0	х	STOP condition will be transmitted; STO flag will be reset
		no I2DAT action	1	1	0	х	STOP condition followed by a START condition will be transmitted; STO flag will be reset
28h	Data byte in I2DAT has been	Load data byte or	0	0	0	х	Data byte will be transmitted; ACK bit will be received
	transmitted; ACK	no I2DAT action or	1	0	0	х	Repeated START will be transmitted;
	has been received	no I2DAT action or	0	1	0	х	STOP condition will be transmitted; STO flag will be reset
		no I2DAT action	1	1	0	x	STOP condition followed by a START condition will be transmitted; STO flag will be reset
30h	Data byte in I2DAT	Load data byte or	0	0	0	х	Data byte will be transmitted; ACK bit will be received
	has been transmitted	no I2DAT action or	1	0	0	х	Repeated START will be transmitted;
	; NOT ACK has	no I2DAT action or	0	1	0	х	STOP condition will be transmitted; STO flag will be reset

Table 19: Master Receiver Mode

STATUS	STATUS OF THE	APPLICATOP	SOFT	WARE R	ESPON	SE	NEXT ACTION TAKEN BY I2C
CODE (I2STAT)	I2C BUS HARDWARE	TO/FROM I2DAT		TO 12	2CON		HARDWARE
			STA	ST0	SI	AA	
08H	A START condition has been transmitted	Load SLA+R	х	0	0	х	SLA+R will be transmitted; ACK bit will be received
10H	A repeat START	Load SLA+R or	Х	0	0	Х	As above
	condition has been transmitted	Load SLA+W	х	0	0	х	SLA+W will be transmitted; I2C will be switches to master transmitter mode
38H	Arbitration lost in NOT ACK bit	no I2DAT action or	0	0	0	Х	I2C will be released; it will enter a slave mode
		no I2DAT action	1	0	0	х	A START condition will be transmitted when the bus becomes free
40h	SLA+R has been transmitted;	no I2DAT action or	0	0	0	0	Data byte will be received; NOT ACK bit will be returned
	ACK has been received	no I2DAT action or	0	0	0	1	Data byte will be received; ACK bit will be returned
48h	SLA+R has been transmitted;	No I2DAT action or	1	0	0	х	Repeated START will be transmitted;
	NOT ACK has been received	no I2DAT action or	0	1	0	х	STOP condition will be transmitted; STO flag will be reset
		no I2DAT action or	1	1	0	х	STOP condition followed by a START condition will be transmitted; STO flag will be reset
50h	Data byte has been received;	Read data byte	0	0	0	0	Data byte will be received; NOT ACK bit will be returned
	ACK has been returned	read data byte	0	0	0	1	Data byte will be received; ACK bit will be returned
58h	Data byte has been received; ACK has been returned	Read data byte or	1	0	0	х	Repeated START will be transmitted;
		read data byte or	0	1	0	х	STOP condition will be transmitted; STO flag will be reset
		read data byte	1	1	0	х	STOP condition followed by a START condition will be transmitted; STO flag will be reset

Table 20: Slave Receiver Mode

STATUS	STATUS OF THE	APPLICATOPN	SOFTV	VARE F	RESPO	NSE	NEXT ACTION TAKEN BY I2C
CODE (I2STAT)	I2C BUS HARDWARE	TO/FROM I2DAT		TO 12	CON		HARDWARE
(.=0.771)			STA	ST0	SI	AA	
60H	Own SLA+W has been received; ACK has been	no I2DAT action or	х	0	0	0	Data byte will be received and NOT ACK will be returned
	received	no I2DAT action	x	0	0	1	Data byte will be received and ACK will be returned
68H	Arbitration lost in SLA+R/Was master;	No I2DAT action or	x	0	0	0	Data byte will be received and NOT ACK will be returned
	Own SLA+W has been received, ACK returned	no I2DAT action	x	0	0	1	Data byte will be received and ACK will be returned
70H	General call address(00H) has been	No I2DAT action or	x	0	0	0	SLA+W will be transmitted; I2C will be switches to master transmitter mode
	received, ACK has been returned	no I2DAT action	x	0	0	1	Data byte will be received and ACK will be returned
78H	Arbitration lost in SLA+R/W as master; General call address	no I2DAT action or	х	0	0	0	I2C will be released; it will enter a slave mode
	has been received, ACK bit has been returned	no I2DAT action	x	0	0	1	Data byte will be received and ACK will be returned
80H	Previously addressed with own SLA address;	Read data byte or	х	0	0	0	A START condition will be transmitted when the bus becomes free
	Data has been received; ACK has been returned	read data byte	x	0	0	1	Data byte will be received; NOT ACK bit will be returned
88H	Previously addressed with own SLA address;	Read data byte or	x	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or general address
	Data has been received; NOT ACK has been returned	read data byte or	0	0	0	1	Switched to not addressed SLA mode; Own SLA will be recognized; general call address will be recognized if I2ADR.0=1
		read data byte or	1	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free
		read data byte	1	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if I2ADR.0=1. A START condition will be transmitted when the bus becomes free.

Table 20: Slave Receiver Mode (Continued)

STATUS	STATUS OF THE	APPLICATOPN	SOFTWARE RESPONSE			NSE	NEXT ACTION TAKEN BY I2C
CODE (I2STAT)	I2C BUS HARDWARE	TO/FROM I2DAT		TO 12	CON		HARDWARE
			STA	ST0	SI	AA	
90H	Previously addressed with General call; Data	Read data byte or	х	0	0	0	Data byte will be received and NOT ACK will be returned
	has been received; ACK has been returned	read data byte	x	0	0	1	Data byte will be received and ACK will be returned
98H	Previously addressed with General call; Data	Read data byte	0	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address
	has been received; NOT ACK has been returned	read data byte	0	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if I2ADR.0=1.
		read data byte	1	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free.
		read data byte	1	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if I2ADR.0=1. A START condition will be transmitted when the bus becomes free.
АОН	A STOP condition or repeated START condition has been	No I2DAT action	0	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address
	received while still addressed as SLA/ REC or SLA/TRX	no I2DAT action	0	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if I2ADR.0=1.
		no I2DAT action	1	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free.
		no I2DAT action	1	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if I2ADR.0=1. A START condition will be transmitted when the bus becomes free.

Table 21: Slave Transmitter Mode

STATUS	STATUS OF THE	APPLICATOPN	SOFTV	VARE F	RESPO	NSE	NEXT ACTION TAKEN BY I2C
CODE (I2STAT)	I2C BUS HARDWARE	TO/FROM I2DAT		TO 12	CON		HARDWARE
,			STA	ST0	SI	AA	
A8h	Own SLA+R has been received; ACK has been returned	Load data byte or	x	0	0	0	Last data byte will be transmitted and ACK bit will be received
		load data byte	x	0	0	1	Data byte will be transmitted; ACK will be received
B0h	Arbitration lost in SLA+R?W as master; Own SLA+R has been received, ACK has been returned	Load data byte or	х	0	0	0	Last data byte will be transmitted and ACK bit will be received
		load data byte	х	0	0	1	Data byte will be transmitted; ACK bit will be received
В8Н	Data byte in I2DAT has been transmitted; ACK has been received	Load data byte or	x	0	0	0	Last data byte will be transmitted and ACK bit will be received
		load data byte	х	0	0	1	Data byte will be transmitted; ACK will be received
C0H	Data byte in I2DAT has been transmitted; NOT ACK has been received	No I2DAT action or	0	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address.
		no I2DAT action or	0	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if I2ADR.0=1.
		no I2DAT action or	1	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free.
		no I2DAT action	1	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if I2ADR.0=1. A START condition will be transmitted when the bus becomes free.

Table 21: Slave Transmitter Mode (Continued)

STATUS	STATUS OF THE	APPLICATOPN	SOFTV	VARE F	RESPO	NSE	NEXT ACTION TAKEN BY I2C
CODE (I2STAT)	I2C BUS HARDWARE	TO/FROM I2DAT		TO 12	CON		HARDWARE
			STA	STO	SI	AA	
С8Н	Last data byte in I2DAT has been transmitted(AA=0); ACK has been received	No I2DAT action or	0	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address.
		no I2DAT action or	0	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if I2ADR.0=1.
		no I2DAT action or	1	0	0	0	Switched to not addressed SLA mode; no recognition of own SLA or General call address. A START condition will be transmitted when the bus becomes free.
		no I2DAT action	1	0	0	1	Switched to not addressed SLA mode; Own slave address will be recognized; General call address will be recognized if I2ADR.0=1. A START condition will be transmitted when the bus becomes free.

For more information about I²C interface, refer to I²C specification.

6.8 WATCHDOG TIMER

The watchdog timer subsystem protects the microcontroller system from incorrect code execution over a longer period of time by causing a system reset when the watchdog timer underflows as a result of a failure of software to feed the timer prior to the timer reaching its terminal count.

For the P87C51Mx2, the watchdog timer is compatible with the watchdog timer in 89C51Rx2. In addition, it has a prescaler of up to 1024 times (default without prescaling) that supports longer watchdog timeout.

The WDT consists of a 14-bit counter and Watchdog Timer Reset (WDTRST) SFR. The prescaler is determined by the watchdog control (WDCON) SFR in the MX extended SFR space.

6.8.1 WATCHDOG FUNCTION

The time interval of the watchdog timer can be calculated as:

$$timeoutperiod = \frac{16383 \times prescale factor \times 6}{f_{OSC}}$$

In other words, after a feed sequence, the watchdog timer time out will occur after $16383 \times prescale factor$ machine cycles and will cause a watchdog reset, unless the next feed sequence occurs before the time out.

6.8.2 FEED SEQUENCE

WDT is disabled after reset of the microcontroller. To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST register. Once the WDT is enabled, user must feed the watchdog in by writing 01EH and 0E1H to WDTRST before a WDT timeout to avoid WDT overflow. When WDT overflows, it will drive an reset HIGH pulse at the RST pin. After WDT is enabled, it cannot be disabled unless system is resetted.

The following code is recommended for a feed sequence:

CLR	EA	;Disable all interrupts, avoid interrupt in between two parts of feed
		;sequence.
MOV	WDTRST,#01Eh	;Feed sequence first part
MOV	WDTRST,#0E1h	;Feed sequence second part
SETB	EA	;Enable interrupts.

Note that:

- Upon a power up or any reset, including WDT reset, the watch dog timer is disabled. Executing the feed sequence once will start the WDT. Once started, it cannot be disabled until reset again.
- The watchdog is enabled by a write of 1Eh followed by a write of E1h to the WDTRST register. Before the first 1Eh is written to WDTRST, a write of any pattern (other than 1Eh) will not cause a reset. Once an 1Eh is written to the WDTRST register, any write of a pattern other than 1Eh or E1h to the WDTRST register will cause a watchdog reset.
- The triggering event to restart the WDT is the second part (writing E1h to the WDTRST SFR) of the feed sequence.
- Refer to Figure 62 for details of WDT operations, including effects of illegal feed patterns to the WDTRST SFR.

6.8.3 WDT CONTROL

The P87C51Mx2 has a control register in the MX extended SFR space. It has a 3-bit prescaler control to select the prescale factor for the watchdog timer clock. WDCON should be loaded with selected value before WDT is turned on. Writing to WDCON while WDT is enabled will result in unpredictable behavior.

6.8.4 WATCHDOG RESET WIDTH

When the WDT times out, a reset will occur, and the external reset (RST) pin will be driven high for 98 clock cycles.

Not bit address	sable	7	6	5	4	3	2	1	0	
Reset Value: 00h		-	-	-	-	-	WDPRE2	WDPRE1	WDPRE0	
			FUNCTION							
BIT	SYMBOL	FUNCTION	N							
WDCON.7-3			-	ise. Shoul	d be set to	0 by use	er programs.			

Figure 61: WDCON Register

WDPRE2	WDPRE1	WDPRE0	Prescale Factor
0	0	0	1
0	0	1	4
0	1	0	16
0	1	1	64
1	0	0	128
1	0	1	256
1	1	0	512
1	1	1	1024

Table 22: WDT Prescale Selection

6.8.5 READING FROM THE WDCON SFR

It should be noted that value written to the WDCON register will not be immediately available to be read until after a successful feed sequence. Any read before a feed sequence will fetch the old value.

6.8.6 SOFTWARE RESET VIA WATCHDOG TIMER FEED SEQUENCE

The following instructions will result in a software reset via the watchdog timer reset, even if one or more interrupts occur during those instructions:

MOV WDTRST,#01Eh ;Feed sequence first part

MOV WDTRST,#0AAh ;Any pattern other than 1Eh or E1h (not necessarily AAh) will perform a

;WDT reset

This software reset will be performing the same function as a WDT reset, where a reset pulse will also be generated to reset external circuitries.




Figure 62: Watchdog Timer State Transitions

6.9 ADDITIONAL FEATURES

AUXR /	Address: 8EH	7	6	5	4	3	2	1	0	
Not bit addr	essable	-	-	-	-	-	-	EXTRAM	AO	
Reset Value	e: 00h									
BIT	SYMBOL	FUNCTION								
AUXR.7-2	-	Reserved for	future us	e. Should I	pe set to 0	by user p	rograms.			
AUXR.1	EXTRAM	Internal/Exter	nal RAM	access us	ing MOVX	@Ri/@DF	PTR.			
		When 0, core instruction. If chip XRAM is	address s	supplied w	th this inst	ruction ex		•		off-
		When 1, ever (Refer to "51)				tion target	s external	data memo	ory by defa	ult.
AUXR.0	AO	ALE Off: disa oscillator freq								

Figure 63: AUXR Register

6.9.1 EXPANDED DATA RAM ADDRESSING

The P87C51Mx2 has expanded data RAM addressing capability. Details of the data memory structure are explained in "51MX Architecture Reference".

The device has on-chip data memory that is mapped into the following segments:

- Address 0000H-007FH are directly and indirectly addressable (DATA memory).
- Address 0080H-00FFH are indirectly addressable as RAM (IDATA memory). Note: When 000080H-0000FFH is directly addressed, SFRs will be accessed.
- Address 0100H-01FFH (for MB2/MC2) are extended indirectly addressable RAM (part of EDATA memory).
- There are also 1536 bytes of XDATA memory (locations 000000H-0005FFH) for MB2, and 2560 bytes of XDATA memory (locations 000000H-0009FFH) for MC2. If EXTRAM = 0, this internal XDATA memory location is selected in a MOVX instruction to/from locations 000000H-0005FFH (for MB2) or 000000H-0009FFH (for MC2), and external memory will be accessed above these locations. If EXTRAM = 1, the internal XDATA RAM will not be used and every MOVX instructions will always access external data memory.

RAM addressing described here is available in MX2 parts marked as P87C51Mx2/02. However, earlier MX parts marked as P87C51MB2 and P87C51MC2 had slightly different RAM addressing:

- Address 0100H-04FFH (for MB2/MC2) were extended indirectly addressable RAM (part of EDATA memory).
- There were also 768 bytes of XDATA memory (locations 000000H-0002FFH) for MB2, and 1792 bytes of XDATA memory (locations 000000H-0006FFH) for MC2.

Both new and old parts have the same amount of on-chip RAM available for user's application. Code written for older revisions can easily be recompiled for the new one: variables stored in EDATA space above 01FF have to be moved to added portion of XDATA memory space.

AUXR1 Add	dress: A2h	7	6	5	4	3	2	1	0	
Not bit address	sable	-	-	ENBOOT	-	GF2	0	-	DPS	
Reset Value: 0	00h									
віт	SYMBOL	FUNCTION								
AUXR1.7-6	-	Reserved for	Reserved for future use. Should be set to 0 by user programs.							
AUXR1.5	ENBOOT	Determines v Flash Memor		ne BOOTRO	M is ena	bled or disa	abled. For	details se	e chapter on	
AUXR1.4	-	Reserved for	future us	se. Should b	e set to 0	by user pr	ograms.			
AUXR1.3	GF2	General purp	ose user	-defined flag	J.					
AUXR1.2	0	This bit conta without interf			-	0 0	DPS bit b	y increme	enting AUXR1	
AUXR1.1	-	Reserved for	future us	se. Should b	e set to 0	by user pr	ograms.			
AUXR1.0	DPS	Data Pointer for details.	Select. C	Chooses one	of two Da	ata Pointer	s for use b	y the pro	gram. See tex	

Figure 64: AUXR1 Register

6.9.2 DUAL DATA POINTERS

The dual Data Pointer (DPTR) adds to the ways in which the processor can specify the address used with certain instructions. The DPS bit in the AUXR1 register selects one of the two Data Pointers. The DPTR that is not currently selected is not accessible to software unless the DPS bit is toggled.

Specific instructions affected by the Data Pointer selection are:

INC DPTR Increments the Data Pointer by 1.
 JMP @A+DPTR Jump indirect relative to DPTR value.

• MOV DPTR, #data16 Load the Data Pointer with a 16-bit constant.

MOVC A, @A+DPTR Move code byte relative to DPTR to the accumulator.

MOVX A, @DPTR Move data byte from data memory, relative to DPTR, to the accumulator.
 MOVX @DPTR, A Move data byte from the accumulator to data memory, relative to DPTR.

Also, any instruction that reads or manipulates the DPH and DPL registers (the upper and lower bytes of the current DPTR) will be affected by the setting of DPS. Bit 2 of AUXR1 is permanently wired as a logic 0. This is so that the DPS bit may be toggled (thereby switching Data Pointers) simply by incrementing the AUXR1 register, without the possibility of inadvertently altering other bits in the register.

6.10 PROGRAMMABLE COUNTER ARRAY (PCA)

The Programmable Counter Array available on the P87C51Mx2 is compatible with 89C51Rx2. The PCA includes a special 16-bit Timer that has five 16-bit capture/compare modules associated with it. Each of the modules can be programmed to operate in one of four modes: rising and/or falling edge capture, software timer, high-speed output, or pulse width modulator. Each module has a pin associated with it in port 1. Module 0 is connected to P1.3 (CEX0), module 1 to P1.4 (CEX1), etc. Registers CH and CL contain current value of the free running up counting 16-bit PCA timer. The PCA timer is a common time base for all five modules and can be programmed to run at: 1/6 the oscillator frequency, 1/2 the oscillator frequency, the Timer 0 overflow, or the input on the ECI pin (P1.2). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR (see Figure 67).




Figure 65: Programmable Counter Array (PCA)

In the CMOD SFR there are three additional bits associated with the PCA. They are CIDL which allows the PCA to stop during idle mode, WDTE which enables or disables the watchdog function on module 4, and ECF which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows.

The watchdog timer function is implemented in module 4 of PCA.

The CCON SFR contains the run control bit for the PCA (CR) and the flags for the PCA timer (CF) and each module (CCF4:0). To run the PCA the CR bit (CCON.6) must be set by software. The PCA is shut off by clearing this bit. The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set. The CF bit can only be cleared by software. Bits 0 through 4 of the CCON register are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags can only be cleared by software. All the modules share one interrupt vector. The PCA interrupt system is shown in Figure 66.

Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. The registers contain the bits that control the mode that each module will operate in.

The ECCF bit (from CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCFn flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module (see Figure 66).

PWM (CCAPMn.1) enables the pulse width modulation mode.

The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register.

The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.

The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition.

The last bit in the register ECOM (CCAPMn.6) when set enables the comparator function.

There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output.




Figure 66: PCA Interrupt System

CMOD		7	6	5	4	3	2	1	0		
Address: D9H	ł	CIDL	WDTE	-	-	-	CPS1	CPS0	ECF		
Not bit addres	ssable		•		<u> </u>						
Reset Value:	00h										
BIT	SYMBOL	FUNCTIO	N								
CMOD.7	CIDL		Counter Idle Control: CIDL = 0 programs the PCA Counter to continue functioning during Idle Mode. CIDL = 1 programs it to be gated off during idle.								
CMOD.6	WDTE	•	Watchdog Timer Enable: WDTE = 0 disables watchdog timer function on module 4. WDTE = 1 enables it.								
CMOD.5-3	-	Reserved	for future us	e. Should	be set to 0	by user p	rograms.				
CMOD.2-1	CPS1,CPS0	PCA Coun	t Pulse Sele	ct:							
		CPS1	CPS0	Select	PCA Input						
		0	0	0 Inte	rnal Clock,	f _{OSC} / 6					
		0	1	1 Inte	rnal Clock,	f _{OSC} / 2					
		1	0	2 Tim	er 0 Overfl	ow					
		1	1	3 Exte	ernal Clock	at ECI/P	1.2 pin (ma	ax rate = f _C	osc /4)		
CMOD.0	ECF		le Counter C :CF = 0 disa		-	CF = 1 ena	bles CF bit	in CCON	o generate an		

Figure 67: CMOD: PCA Counter Mode Register

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

CCON		7	6	5	4	3	2	1	0
Address: 0D8	Н	CF	CR	-	CCF4	CCF3	CCF2	CCF1	CCF0
Bit addressab	le		•	-			•	•	
Reset Value:	00h								
BIT	SYMBOL	FUNCTION							
CCON.7	CF		it ECF in C	MOD is se					. CF flags an ftware but car
CCON.6	CR	PCA Counter Run Control Bit. Set by software to turn the PCA counter on. Must be cleared by software to turn the PCA counter off.							
CCON.5	-	Reserved for future use. Should be set to 0 by user programs.							
CCON.4	CCF4	PCA Module cleared by s	-	ot Flag. Se	t by hardw	are when a	a match or	capture o	ccurs. Must be
CCON.3	CCF3	PCA Module 3 Interrupt Flag. Set by hardware when a match or capture occurs. Must be cleared by software.							
CCON.2	CCF2	PCA Module 2 Interrupt Flag. Set by hardware when a match or capture occurs. Must be cleared by software.							
CCON.1	CCF1	PCA Module 1 Interrupt Flag. Set by hardware when a match or capture occurs. Must be cleared by software.							
CCON.0	CCF0	PCA Module cleared by s	-	ot Flag. Se	t by hardw	are when a	a match or	capture o	ccurs. Must be

Figure 68: PCA Counter Control Register

CCAPMn			7	6	5	4	3	2	1	0
Address: CCAPM0 0DAH			-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn
CCAF	PM1 0DBH								•	
CCAF	PM2 0DCH									
CCAF	PM3 0DDH									
CCAF	PM4 0DEH									
Not bit address	able									
Reset Value: 0	0h									
BIT	SYMBOL	FUNC	TION							
CCAPMn.7 - Re		Reserv	Reserved for future use. Should be set to 0 by user programs.							
CCAPMn.6	APMn.6 ECOMn E		Enable Comparator. ECOMn = 1 enables the comparator function.							
CCAPMn.5	CAPPn	Captur	Capture Positive, CAPPn = 1 enables positive edge capture.							
CCAPMn.4	CAPNn	Captur	Capture Negative, CAPNn = 1 enables negative edge capture		capture.					
CCAPMn.3	MATn		Match. When MATn = 1 a match of the PCA counter with this module's compare/capt register causes the CCFn bit in CCON to be set, flagging an interrupt.							
CCAPMn.2	TOGn	Toggle. When TOGn = 1, a match of the PCA counter with this module's compare/caregister causes the CEXn pin to toggle.		mpare/capt						
CCAPMn.1	PWMn		Pulse Width Modulation Mode. PWMn = 1 enables the CEXn pin to be used as a pulse width modulated output.							
CCAPMn.0	ECCFn			Interrupt.	Enables c	ompare/ca	pture flag	CCFn in th	ne CCON i	register to

Figure 69: CCAPMn: PCA Modules Compare/Capture Registers

ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	Module Function	
0	0	0	0	0	0	0	No Operation	
х	1	0	0	0	0	х	16-bit capture by a positive-edge trigger on CEXn	
х	0	1	0	0	0	х	16-bit capture by a negative-edge trigger on CEXn	
х	1	1	0	0	0	х	16-bit capture by any transition on CEXn	
1	0	0	1	0	0	х	16-bit software timer	
1	0	0	1	1	0	Х	16-bit high speed output	
1	0	0	0	0	1	0	8-bit PWM	
1	0	0	1	Х	0	Х	Watchdog timer	

Table 23: PCA Module Modes (CCAPMn Register)

6.10.1 PCA CAPTURE MODE

To use one of the PCA modules in the capture mode (Figure 70) either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH).




Figure 70: PCA Capture Mode

If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated.

6.10.2 16-BIT SOFTWARE TIMER MODE

The PCA modules can be used as software timers (Figure 71) by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set.




Figure 71: PCA Compare Mode

6.10.3 HIGH SPEED OUTPUT MODE

In this mode (Figure 72) the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set.




Figure 72: PCA High Speed Output Mode

6.10.4 PULSE WIDTH MODULATOR MODE

All of the PCA modules can be used as PWM outputs (Figure 73). Output frequency depends on the source for the PCA timer.




Figure 73: PCA PWM Mode

All of the modules will have the same frequency of output because they all share one and only PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPnL. When the value of the PCA CL SFR is less than the value in the module's CCAPnL SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPnL is reloaded with the value in CCAPnH. this allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.

6.10.5 PCA WATCHDOG TIMER

An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module that can be programmed as a watchdog. However, this module can still be used for other modes if the watchdog is not needed. Figure 74 shows a diagram of how the watchdog works. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high.




Figure 74: PCA Watchdog Timer (Module 4 only)

Module 4 can be configured in either compare mode, and the WDTE bit in CMOD must also be set. The user's software then must periodically change (CCAP4H,CCAP4L) to keep a match from occurring with the PCA timer (CH,CL). This code is given in the WATCHDOG routine shown above.

In order to hold off the reset, the user has three options:

- 1. periodically change the compare value so it will never match the PCA timer,
- 2. periodically change the PCA timer value so it will never match the compare values, or
- 3. disable the watchdog by clearing the WDTE bit before a match occurs and then re-enable it.

The first two options are more reliable because the watchdog timer is never disabled as in option #3. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. The second option is also not recommended if other PCA modules are being used. Remember, the PCA timer is the time base for **all** modules; changing the time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option.

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

The following shows the code for initializing the watchdog timer:

INIT_WATCHDOG:

MOV CCAPM4,#04Ch ;Module 4 in compare mode
MOV CCAP4L,#0FFh ;Write to low byte first

MOV CCAP4H,#0FFh ;Before PCA counts up to FFFFh, these compare values must be changed ORL CMOD,#040h ;Set the WDTE bit to enable the watchdog timer without changing the

other bits in CMOD

;CALL the following WATCHDOG subroutine periodically.

CLR EA ;Hold off interrupts

MOV CCAP4L,#00 ;Next compare value is within 255 counts of current PCA timer value

MOV CCAP4H,CH

SETB EA ;Re-enable interrupts

RET

This routine should not be part of an interrupt service routine, because if the program counter goes astray and gets stuck in an infinite loop, interrupts will still be serviced and the watchdog will keep getting reset. Thus, the purpose of the watchdog would be defeated. Instead, call this subroutine from the main program within 2 ¹⁶ count of the PCA timer.

7 FLASH MEMORY GENERAL DESCRIPTION

The P89C669 Flash memory augments EPROM functionality with in-circuit electrical erasure and programming. The Flash can be read and written as bytes. The Chip Erase operation will erase the entire program memory. The Block Erase function can erase any Flash byte block. In-system programming and standard parallel programming are both available. On-chip erase and write timing generation contribute to a user friendly programming interface. The P89C669 Flash reliably stores memory contents even after 10,000 erase and program cycles. The cell is designed to optimize the erase and programming mechanisms. In addition, the combination of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling. The P89C669 uses a +5 V V_{PP} supply to perform the Program/Erase algorithms.

7.1 FEATURES – IN-SYSTEM PROGRAMMING (ISP) AND IN-APPLICATION PROGRAMMING (IAP)

- · Flash internal program memory with Block Erase.
- Internal 4kB Boot Flash, containing low-level in-system programming routines and a default UART0 loader. User program can
 call these routines to perform In-Application Programming (IAP). The BootFlash can be turned off to provide access to the
 full 8MB memory space.
- Boot vector allows user provided Flash loader code to reside anywhere in the Flash memory space. This configuration provides
 flexibility to the user.
- Default loader in BootFlash allows programming via the UART0 interface without the need for a user provided loader.
- Up to 8MB of external program memory if the internal program memory is disabled (EA = 0).
- +5 V programming and erase voltage.
- Read/Programming/Erase using ISP/IAP:
- Byte Programming (20 us).
- Typical quick erase times (including preprogramming time):

Block Erase (8KB) in 1 second.

Full Erase (96KB) in 1 second.

- Parallel programming with 87C51- like hardware interface to programmer.
- Programmable security for the code in the Flash.
- 10000 minimum erase/program cycles for each byte.
- · 10 year minimum data retention.

7.2 CAPABILITIES OF THE PHILIPS 89C51 FLASH-BASED MICROCONTROLLERS

7.2.1 FLASH ORGANIZATION

The P89C669 contains 96 kbytes of Flash program memory. This memory is organized as 12 separate blocks, each block containing 8KB. Table 75 depicts the Flash memory configurations.

7.2.2 FLASH PROGRAMMING AND ERASURE

There are three methods of erasing or programming of the Flash memory that may be used. First, the Flash may be programmed or erased in the end-user application by calling low-level routines through a common entry point in the BootFlash. The end-user application, though, must be executing code from a different block than the block that is being erased or programmed. Second, the on-chip UARTO ISP boot loader may be invoked. This ISP boot loader will, in turn, call low-level routines through

the same common entry point in the BootFlash that can be used by the end-user application. Third, the Flash may be programmed or erased using the parallel method by using a commercially available EPROM programmer. The parallel programming method used by these devices is similar to that used by EPROM 87C51, but it is not identical, and the commercially available programmer will need to have support for these devices.

7.2.3 BOOT FLASH

When the microcontroller programs its own Flash memory, all of the low level details are handled by code that is contained in a 4kB "BootFlash" that is separate from the Flash memory. A user program simply calls the common entry point with appropriate parameters in the BootFlash to accomplish the desired operation. BootFlash operations include things like: erase block, program byte, verify byte, program security lock bit, etc. The BootFlash overlays the program memory space from addresses 00:F000 to 00:FFFF hex, when it is enabled. The default boot vector location which is the start of the ISP routines is 00:FC00. The BootFlash may be turned off (ENBOOT=0) so that the upper 4kB of program memory are accessible for execution.

NOTE: In order to access the BootFlash, call to 00:F000 must with ACALL/LCALL instruction, since RET is used for return from the BootFlash. Furthermore, this restricts address from which call to the BootFlash can be made to the bottom 64K in the memory map.




Figure 75: Flash Memory Configuration

7.2.4 POWER-ON RESET CODE EXECUTION

The P89C669 contains two special Flash elements, the BootVector and the Status Byte. The BootVector is 16-bits and consists of the BootVector High byte (BVH) and the BootVector Middlebyte (BVM). At the falling edge of reset, the P89C669 examines the contents of the Status Byte. If the Status Byte is set to zero, power-up execution starts at location 00:0000H, which is the normal start address of the user's application code. When the Status Byte is set to a value other than zero, the contents of the BVH is used as the high byte of the execution address (A22:A16), the contents of BVM is used as the middle byte of the execution address (A15:A8) and the low byte is set to 00H (A7:A0). The factory default setting is BVH= 00h & BVM = FCh, corre-

sponding to the address 00:FC00h for the Boot Flash ISP boot loader. A custom boot loader can be written with the Boot Vector set to the custom boot loader.

NOTE: When erasing the Status Byte or Boot Vector, all three bytes are erased at the same time. It is necessary to reprogram the Boot Vector bytes after erasing and updating the Status Byte.

7.3 HARDWARE ACTIVATION OF THE BOOT LOADER

The boot loader can also be executed by holding PSEN LOW, EA greater than V_{IH} (such as +5 V), and ALE HIGH (or not connected) at the falling edge of RESET. This is the same effect as having a non-zero status byte. This allows an application to be built that will normally execute the end user's code but can be manually forced into ISP operation. If the factory default setting for the Boot Vector (00:FC) is changed, it will no longer point to the ISP BootFlash loader code. If this happens, the only way it is possible to change the contents of the Boot Vector is through the parallel programming method, provided that the end user application does not contain a customized loader that provides for erasing and reprogramming of the Boot Vector and Status Byte. After programming the Flash, the status byte should be programmed to zero in order to allow execution of the user's application code beginning at address 00:0000H.




Figure 76: In-System Programming with a Minimum of Pins

7.4 IN-SYSTEM PROGRAMMING (ISP)

The In-System Programming (ISP) is performed without removing the microcontroller from the system. The In-System Programming(ISP) facility consists of a series of internal hardware resources coupled with internal firmware to facilitate remote programming of the P89C669 through the UART0 serial interface. This firmware is provided by Philips and embedded within each P89C669 device. The Philips In-System Programming (ISP) facility has made in-circuit programming in an embedded application possible with a minimum of additional expense in components and circuit board area. The ISP function uses five pins: TXD0, RXD0, VSS, VCC, and VPP (see Figure 76). Only a small connector needs to be available to interface your application to

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

an external circuit in order to use this feature. The V_{PP} supply should be adequately decoupled and V_{PP} not allowed to exceed datasheet limits.

7.4.1 USING THE IN-SYSTEM PROGRAMMING (ISP)

The UART0 ISP provides user with a number of features, among which is the specialy defined protocol that enables communication with the host over UART0. In most cases PC compatible computer would be the host: it would send commands over serial port to P89C669 and wait for microcontroller's response.

Table 24: List of Commands/Record Types P89C669 Accepts in ISP Mode

Commands/ Record type (sent by host)	Function			
00Н	<pre>Program Code Memory Format: :nnaaaa00ddddcc Where: nn = number of data bytes in record aaaa = middle and low bytes of address of first byte in record</pre>			
01H	<pre>End of File (EOF), no operation Format: :00xxxx01cc Where: 00</pre>			

Table 24: List of Commands/Record Types P89C669 Accepts in ISP Mode

Commands/ Record type (sent by host)	Function
	Write Functions
	Format:
	:nnxxxx03ffssddcc
	Where:
	nn = number of data bytes in record
	xxxx = don't care
	03 = function code for write functions ff = subfunction code
	ss = selection code ss = selection code
	dd = data (if needed)
	cc = checksum
	Subfunction Code = 01 (Erase Blocks)
	ff = 01
	ss = high byte of block address
	dd = middle byte of block address
	ssdd = 0000 = block 0
	0020 = block 1
	0100 = block 8
	0120 = block 9
03H	0160 = block 11
	Subfunction Code = 04 (Erase Boot Vector, Status Byte)
	ff = 04
	ss = don't care
	Subfunction Code = 05 (Program Security Bits)
	ff = 05
	ss = 00 = program security bit 1
	01 = program security bit 2
	02 = program security bit 3
	Subfunction Code = 06 (Program Special Cells)
	ff = 06
	ss = 00 = program status byte
	01 = program boot vector middle
	02 = program boot vector high dd = data to be programmed
	Subfunction Code = 07 (Full Chip Erase)
	ff = 07
	<pre>ss = don't care dd = don't care (may optionally be omitted)</pre>
	- don't care (may operonarry be omitteed)

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

Table 24: List of Commands/Record Types P89C669 Accepts in ISP Mode

Commands/ Record type (sent by host)	Function				
04Н	Set Segment for File Loading (compatible with Intel 386 HEX format) Format: :02xxxx04xxhhcc Where: 02 = number of data bytes in record xxxx = required field, but contents are don't care 04 = function code for set segment and file loading xx = required field, but contents are don't care hh = high byte of load address, typically 00, 01, 80 or 81 cc = checksum				
05Н	Read Functions Format: :02xxxx05ffsscc Where: 02 = number of data bytes in record xxxx = don't care 05 = function code for read functions ffss = subfunction and selection code				
06Н	Direct Load of Baud Rate Format: :02xxxx06hhllcc Where: 02 = number of data bytes in record xxxx = don't care 06 = function code for direct load of baud rate hh = high byte of Timer2 11 = low byte of Timer2 cc = checksum				

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

Table 24: List of Commands/Record Types P89C669 Accepts in ISP Mode

Commands/ Record type (sent by host)	Function				
	<u>Display Device data or Blank Check</u>				
	Format: :07xxxx07sssssseeeeeeffcc				
07Н	<pre>Where: 07</pre>				

More details on how ISP operates can be found in application note AN461, "In-circuit and In-application programming of the 89C51Rx+/Rx2/66x microcontrollers".

7.4.2 IN APPLICATION PROGRAMMING METHOD

Several In Application Programming (IAP) calls are available for use by an application program to permit selective erasing and programming of Flash sectors. All calls are made through a common interface, PGM_MTP. The programming functions are selected by setting up the microcontroller's registers before making a call to PGM_MTP at 00:FFF0h. Results are returned in the registers. The IAP calls are shown in Table 25.

7.4.3 USING THE WATCHDOG TIMER (WDT)

The P89C669 supports the use of the WDT in IAP. The user specifies that the WDT is to be fed by setting the most significant bit of the function passed in R1 prior to calling PGM_MTP. Requesting a WDT feed during IAP should only be performed in applications that use the WDT since the process of feeding the WDT will start the WDT if the WDT was not running.

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

Table 25: IAP calls

IAP Function	IAP CALL PARAMETER					
PROGRAM DATA BYTE	Input Parameters: R1 = 02h EPTR = address of byte to program ACC = byte to program Return Parameter ACC = 00 if passed, !00 if failed					
ERASE BLOCK	### Parameters: 1					
ERASE STATUS BYTE & BOOT VECTOR BYTES	Input Parameters:					

Table 25: IAP calls

IAP Function	IAP CALL PARAMETER
PROGRAM SPECIAL CELL	<pre>Input Parameters: R1 = 06h EPL = 00h = program status byte</pre>
PROGRAM SECURITY BITS	Input Parameters: R1 = 05h EPL = 00h = program security bit 1 01h = program security bit 2 02h = program security bit 3 Return Parameter ACC = 00 if passed, !00 if failed
READ ID BYTES	Input Parameters: R1 = 00h EPH = 00h = manufacturer ID 01h = device ID #1 02h = device ID #2 80h = ROM code version Return Parameter ACC = value of byte read
READ SPECIAL CELL	<pre>Input Parameters: R1 = 07h EPL = 00h = status byte</pre>

103

80C51 8-bit microcontroller with extended memory and 96kB FLASH with 2kB RAM

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2003 All rights reserved. Printed in U.S.A.

Date of release: 08-03

Document order number: 9397 750 11856

Let's make things better.

Philips Semiconductors



